Considerations Surrounding Single Event Effects in FPGAs, ASICs, and Processors

Single event effects (SEEs) are of a growing concern in high-reliability system development, yet there is much disparity among users of ASICs and FPGAs with regard to understanding how susceptible their designs might be. The avionics and industrial system development guidance that currently exists is only broadly beginning to consider SEEs and their impact on system reliability. Unfortunately, standards such as DO-254, DO-178, ARP 4754, ARP 4761, and IEC 61508 provide little or no guidance on how to handle SEEs. This white paper highlights concerns regarding effects of SEEs on ASICs and FPGAs and points to analysis and mitigation techniques for handling SEEs.

[1]  M. Caffrey,et al.  Detection of Configuration Memory Upsets Causing Persistent Errors in SRAM-based FPGAs , 2004 .

[2]  M. Violante,et al.  Coping with SEUs/SETs in microprocessors by means of low-cost solutions: a comparison study , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[3]  Massimo Violante,et al.  Coping with SEUs/SETs in microprocessors by means of low-cost solutions: a comparison study , 2002 .

[4]  Joel Emer,et al.  A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[5]  BaumannRobert.  Soft Errors in Advanced Computer Systems , 2005 .

[6]  Todd M. Austin,et al.  A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor , 2003, MICRO.

[7]  Sanjay J. Patel,et al.  ReStore: Symptom-Based Soft Error Detection in Microprocessors , 2005, IEEE Transactions on Dependable and Secure Computing.

[8]  Austin Lesea,et al.  Continuing Experiments of Atmospheric Neutron Effects on Deep Submicron Integrated Circuits , 2008 .

[9]  Bin Li,et al.  Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[10]  D.L. Hansen,et al.  Clock, Flip-Flop, and Combinatorial Logic Contributions to the SEU Cross Section in 90 nm ASIC Technology , 2009, IEEE Transactions on Nuclear Science.

[11]  Ching Hu,et al.  NSEU Mitigation in Avionics Applications , 2010 .

[12]  J R Azambuja,et al.  Detecting SEEs in Microprocessors Through a Non-Intrusive Hybrid Technique , 2011, IEEE Transactions on Nuclear Science.