Probabilistic Modelling of Nanoscale Inverters

of the neural network and a series of required input-output pairs are used for training the network. A. Datta et a1 [6] presented an analysis model to estimated yield for a pipelined design, which is based on the delay distributions of individual pipestages. Bahar [7] suggested an architecture based on the Markov Abstract The device failure must be taken into account in the nano-scale design. This paper presents the probabilistic logic model to ~ M M the Probabilistic behavior of a nanoscale inverter and inverter cascade. The analysis shows that the device probability distribution highly depends on the system structures and Other performance Random Field (MRF). The MRF is a powerful approach for probability system analysis. It can be used in a network with immunity to architecture failures. parameters.

[1]  Jie Chen,et al.  A probabilistic-based design for nanoscale computation , 2004 .

[2]  S. Asai,et al.  Technology challenges for integration near and below 0.1 μm , 1997, Proc. IEEE.

[3]  Kaushik Roy,et al.  Delay Modeling and Statistical Design of Pipelined Circuit Under Process Variation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  S. Folling,et al.  Single-electron latching switches as nanoscale synapses , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).

[5]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[6]  Yu. G. Krieger Molecular electronics: Current state and future trends , 1993 .