Controllability/observability measures for multiple-valued test generation based on D-algorithm

In this paper we propose controllability and observability measures to guide the D-algorithm for multiple-valued logic circuits. The former is determined in one forward traversal of the circuit, and used in determining the line where the consistency operation should proceed. The latter is determined in one backward traversal, and used in executing the D-drive at the fanout point. Our measures are computed by simple recursive formulas, and the time required for computing them is relatively short. The experimental results show that our measures are helpful in reducing the number of times for backtracking.

[1]  Stephen Y. H. Su,et al.  Detection of Single, Stuck-Type Failures in Multivalued Combinational Networks , 1977, IEEE Transactions on Computers.

[2]  Yutaka Hata,et al.  Design and fault diagnosis of cellular arrays realizing multiple-valued logic functions , 1994, Systems and Computers in Japan.

[3]  I. Takanami,et al.  Fault test for cellular arrays realizing multi-valued logic functions , 1989 .

[4]  Yutaka Hata,et al.  A cellular array designed from a Multiple-valued Decision Diagram and its fault tests , 1995, Proceedings of the Fourth Asian Test Symposium.

[5]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[6]  J. C. Muzio,et al.  Full sensitivity and test generation for multiple-valued logic circuits , 1994, Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94).

[7]  Masao Mukaidono,et al.  Minimal test set generation for fault diagnosis in R-valued PLAs , 1998, Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138).

[8]  Yutaka Hata,et al.  Design of Repairable Cellular Arrays on Multiple-Valued Logic , 1994 .

[9]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[10]  Yasunori Nagata,et al.  A method of test pattern generation for multiple-valued PLAs , 1993, [1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic.

[11]  Svetlana Yanushkevich,et al.  Test pattern generation for combinatorial multi-valued networks based on generalized D-algorithm , 1997, Proceedings 1997 27th International Symposium on Multiple- Valued Logic.

[12]  Yasunori Nagata,et al.  A FAULT MODEL FOR MULTIVALUED PLA`S , 1992 .