A novel low power energy recovery full adder cell

A novel low power and low transistor count static energy recovery full adder (SERF) is presented in this paper. The power consumption and general characteristics of the SERF adder are then compared against three low powerful adders; the transmission function adder (TFA) the dual value logic (DVL) adder and the fourteen transistor (14 T) full adder. The proposed SERF adder design was proven to be superior to the other three designs in power dissipation and area, and second in propagation delay only to the DVL adder. The combination of low power and low transistor count makes the new SERF cell a viable option for low power design.

[1]  Edgar Sanchez-Sinencio,et al.  LowPower CMOS Digital Circuits , 1999 .

[2]  A. Elchouemi,et al.  An efficient low power basic cell for adders , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[3]  Nestoras Tzartzanis,et al.  Design and analysis of a low-power energy-recovery adder , 1995, Proceedings. Fifth Great Lakes Symposium on VLSI.

[4]  V.G. Oklobdzija,et al.  Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS , 1995, 38th Midwest Symposium on Circuits and Systems. Proceedings.

[5]  Magdy A. Bayoumi,et al.  A new full adder cell for low-power applications , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[6]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[7]  G. M. Blair.  Designing low-power digital CMOS , 1994 .

[8]  Keshab K. Parhi.  Fast low-energy VLSI binary addition , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[9]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .