Model for CMOS/SOI single-event vulnerability