There is life left in ASICs
暂无分享,去创建一个
[1] R. Otten,et al. Statistical timing for parametric yield prediction of digital integrated circuits , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[2] Paul S. Zuchowski,et al. A hybrid ASIC and FPGA architecture , 2002, IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002..
[3] Jason Cong,et al. Optimality and scalability study of existing placement algorithms , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[4] John M. Cohn,et al. Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.
[5] Leon Stok,et al. Combinatorial cell design for CMOS libraries , 2000, Integr..
[6] Gregory A. Northrop,et al. A semi-custom design flow in high-performance microprocessor design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[7] J. Cong,et al. Optimality and scalability study of existing placement algorithms , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..