The signal delay in interconnection lines considering the effects of small-geometry CMOS inverters

Physical timing models for small-geometry CMOS inverters with interconnection lines have been developed. Large-signal equivalent circuits of CMOS inverters and 10-section RC ladder networks for interconnection lines are considered assuming nonstep input waveforms and initial delay times. Due to more realistic and complete considerations, the model accuracy is expected to be higher than that of the conventional delay models. Extensive comparisons between model calculations and SPICE simulations show that the models have a maximum relative error of 16% on the delay times of CMOS inverters with interconnection lines of different R and C values and section numbers N and different gate sizes, device parameters, and even input excitation waveforms. Reasonable accuracy, wide applicable range, and high computational efficiency make the timing models quite attractive in MOS VLSI timing verification and autosizing. >

[1]  M.D. Matson,et al.  Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Carver Mead,et al.  Signal Delay in General RC Networks , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Kjell O. Jeppson,et al.  CMOS Circuit Speed and Buffer Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Rathin Putatunda.  Auto-Delay: A Program for Automatic Calculation of Delay in LSI/VLSI Chips , 1982, DAC 1982.

[6]  Jeremy C. Wyatt.  Signal delay in rc mesh networks , 1985 .

[7]  Toshio Nakano,et al.  Path Delay Analysis for Hierarchical Building Block Layout System , 1983, DAC 1983.

[8]  Chung-Yu Wu,et al.  An Efficient Timing Model for CMOS Combinational Logic Gates , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  J.D. Meindl,et al.  Optimal interconnection circuits for VLSI , 1985, IEEE Transactions on Electron Devices.

[10]  Chung-Yu Wu,et al.  A new interconnection delay model considering the effects of short-channel logic gates , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[11]  R. J. Antinone,et al.  The modeling of resistive interconnects for integrated circuits , 1983 .

[12]  John K. Ousterhout.  A Switch-Level Timing Verifier for Digital MOS VLSI , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[14]  Jr. J. Wyatt.  Monotone sensitivity of nonlinear uniform RC transmission lines, with application to timing analysis of digital MOS integrated circuits , 1985 .