Asynchronous circuits sensitivity to fault injection

This paper presents an analysis of the faults sensitivity of Quasi Delay Insensitive (QDI) asynchronous circuits. Faults considered in this work can be either natural or intentional. However, fault injection attacks which consist in causing an intentional temporary dysfunction of a circuit by injecting faults in its combinational or sequential parts are of prime interest. This failure enables hackers to access protected memory areas or secret information like cryptographic keys. This work focuses on analysing the sensitivity of asynchronous circuits to fault injection. A circuit fault-sensitivity criterion is defined, which enables to point out weak parts of the circuits in order to specify hardening strategies.

[1]  Dan Alexandrescu,et al.  Simulating Single Event Transients in VDSM ICs for Ground Level Radiation , 2004, J. Electron. Test..

[2]  Marc Renaudin,et al.  High security smartcards , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[3]  Resve Saleh,et al.  Simulation and analysis of transient faults in digital circuits , 1992 .

[4]  Massimo Violante,et al.  Accurate and efficient analysis of single event transients in VLSI circuits , 2003, 9th IEEE On-Line Testing Symposium, 2003. IOLTS 2003..

[5]  George S. Taylor,et al.  Security Evaluation of Asynchronous Circuits , 2003, CHES.

[6]  Marc Renaudin,et al.  Asynchronous circuits and systems: a promising design alternative , 2000 .

[7]  Eli Biham,et al.  Differential Fault Analysis of Secret Key Cryptosystems , 1997, CRYPTO.

[8]  Régis Leveugle,et al.  Multi-Level Fault Injections in VHDL Descriptions: Alternative Approaches and Experiments , 2003, J. Electron. Test..

[9]  D. Bortolato,et al.  Evaluating the effects of SEUs affecting the configuration memory of an SRAM-based FPGA , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Dan Alexandrescu,et al.  New methods for evaluating the impact of single event transients in VDSM ICs , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[11]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[12]  Bruno Robisson,et al.  DPA on quasi delay insensitive asynchronous circuits: concrete results , 2004 .