论文信息 - Performance evaluation of CMOS ring-oscillators with source/drain regions fabricated by asymmetric/symmetric ion-implantation

Performance evaluation of CMOS ring-oscillators with source/drain regions fabricated by asymmetric/symmetric ion-implantation

0.5 /spl mu/m CMOS ring-oscillators with LDD-type surface-channel n-MOSFETs and EPS-type buried-channel p-MOSFETs with asymmetric/symmetric source/drain fabricated by four kinds of ion-implantation methods were measured for evaluating the circuit performance. The ion-implantation methods were correlated to supply-current/oscillation-frequency/delay-power product and substrate current of the ring-oscillator. The most preferable implantation method was the symmetric 7/spl deg//spl times/4-implantation in terms of circuit performance, asymmetry/mismatch and punchthrough immunity of CMOSFET.

Shinji Odanaka | T. Ohzone | T. Miyakawa | Toshihiro Matsuda | Toshiki Yabu

[1] S. Odanaka,et al. Narrow-width effects of shallow trench-isolated CMOS with n/sup +/-polysilicon gate , 1989 .

[2] V. Reddi,et al. CHANNELING OF PHOSPHOROUS IONS IN SILICON. , 1972 .

[3] Masahide Inuishi,et al. A high performance and highly reliable dual gate CMOS with gate/n/sup -/ overlapped LDD applicable to the cryogenic operation , 1989, International Technical Digest on Electron Devices Meeting.

[4] Y. Matsumoto,et al. A new degradation mechanism of current drivability and reliability of asymmetrical LDDMOSFET's , 1985, 1985 International Electron Devices Meeting.

[5] T. Matsukawa,et al. The Improvement of LDD MOSFET's Characteristics by the Oblique-Rotating Ion Implantation , 1987 .

[6] T. Ohzone,et al. A practical trench isolation technology with a novel planarization process , 1987, 1987 International Electron Devices Meeting.

[7] Electrical characteristics of scaled CMOSFET's with source/drain regions fabricated by 7/spl deg/ and 0/spl deg/ tilt-angle implantations , 1995 .