A Fully Pipelined Hardware Architecture for Intra Prediction of HEVC
暂无分享,去创建一个
[1] C.-P. Fan,et al. Fast 2-Dimensional 4$times$4 Forward Integer Transform Implementation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[2] Guangming Shi,et al. An efficient VLSI architecture for 4×4 intra prediction in the High Efficiency Video Coding (HEVC) standard , 2011, 2011 18th IEEE International Conference on Image Processing.
[3] Biao Min,et al. A Fast CU Size Decision Algorithm for the HEVC Intra Encoder , 2015, IEEE Transactions on Circuits and Systems for Video Technology.
[4] Tian-Sheuan Chang,et al. A QFHD 30-frames/s HEVC Decoder Design , 2016, IEEE Transactions on Circuits and Systems for Video Technology.
[5] Sergio Bampi,et al. A memory aware and multiplierless VLSI architecture for the complete Intra Prediction of the HEVC emerging standard , 2012, 2012 19th IEEE International Conference on Image Processing.
[6] Touradj Ebrahimi,et al. Comparison of compression efficiency between HEVC/H.265 and VP9 based on subjective assessments , 2014, Optics & Photonics - Optical Engineering + Applications.
[7] Anantha Chandrakasan,et al. Memory-Hierarchical and Mode-Adaptive HEVC Intra Prediction Architecture for Quad Full HD Video Decoding , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Ajith Pasqual,et al. 4K Real-Time HEVC Decoder on an FPGA , 2016, IEEE Transactions on Circuits and Systems for Video Technology.
[9] Weiwei Shen,et al. Single-Port SRAM-Based Transpose Memory With Diagonal Data Mapping for Large Size 2-D DCT/IDCT , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[10] Debargha Mukherjee,et al. The latest open-source video codec VP9 - An overview and preliminary results , 2013, 2013 Picture Coding Symposium (PCS).
[11] Munchurl Kim,et al. Fast CU Splitting and Pruning for Suboptimal CU Partitioning in HEVC Intra Coding , 2013, IEEE Transactions on Circuits and Systems for Video Technology.
[12] Kemal Ugur,et al. Intra Coding of the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[13] Benno Stabernack,et al. FPGA implementation of a full HD real-time HEVC main profile decoder , 2014, IEEE Transactions on Consumer Electronics.
[14] M N.,et al. Efficient Integer DCT Architectures for HEVC , 2015 .
[15] Ajay Luthra,et al. Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..
[16] Gary J. Sullivan,et al. Overview of the High Efficiency Video Coding (HEVC) Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[17] David Flynn,et al. HEVC Complexity and Implementation Analysis , 2012, IEEE Transactions on Circuits and Systems for Video Technology.
[18] Grzegorz Pastuszak,et al. Algorithm and Architecture Design of the H.265/HEVC Intra Encoder , 2016, IEEE Transactions on Circuits and Systems for Video Technology.
[19] Muhammad Usman Karim Khan,et al. Hardware-software collaborative complexity reduction scheme for the emerging HEVC intra encoder , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[20] Jeong-Hoon Park,et al. Block Partitioning Structure in the HEVC Standard , 2012, IEEE Transactions on Circuits and Systems for Video Technology.