A wideband low -power continuous-time Delta -Sigma modulator for next generation wireless applications

approved:

[1]  E. Sanchez-Sinencio,et al.  A continuous-time sigma-delta modulator with 88-dB dynamic range and 1.1-MHz signal bandwidth , 2004, IEEE Journal of Solid-State Circuits.

[2]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[3]  Maurits Ortmanns,et al.  Influence of finite integrator gain bandwidth on continuous-time sigma delta modulators , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  W. Groeneveld,et al.  A self calibration technique for monolithic high-resolution D/A converters , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  Francois Krummenacher,et al.  A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning , 1987, ESSCIRC '87: 13th European Solid-State Circuits Conference.

[6]  Didier Rene Haspeslagh,et al.  A highly linear CMOS G/sub m/-C bandpass filter with on-chip frequency tuning , 1997 .

[7]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[8]  D. Leenaerts,et al.  A 2.5 to 10GHz clock multiplier unit with 0.22ps RMS jitter in a 0.18/spl mu/m CMOS technology , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[9]  Alan B. Grebene,et al.  Analog Integrated Circuit Design , 1978 .

[10]  Jan Sevenhans,et al.  A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC , 1995 .

[11]  Robert H. M. van Veldhoven,et al.  A 1.2V 121-Mode CT ΔΣ Modulator for Wireless Receivers in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[12]  Robert H. M. van Veldhoven,et al.  A 56mW CT Quadrature Cascaded ΣΔ Modulator with 77dB DR in a Near Zero-IF 20MHz Band , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  K. Matsui,et al.  CMOS video filters using switched capacitor 14 MHz circuits , 1985 .

[14]  R. Becker,et al.  A fourth order continuous-time complex sigma-delta ADC for low-IF GSM and EDGE receivers , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[15]  R. Hogervorst,et al.  A compact power-efficient 3 V CMOS rail-to-rail input/output operational amplifier for VLSI cell libraries , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[16]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[17]  Eric Andre,et al.  3.3 A 1.2-V Dual-Mode WCDMA/GPRS Σ∆ Modulator , 2003 .

[18]  Gerhard Mitteregger,et al.  with 20MHz Signal Bandwidth and 12b ENOB , 2006 .

[19]  R. Schreier,et al.  Delta-sigma modulators employing continuous-time circuitry , 1996 .

[20]  Feng Chen,et al.  A High Resolution Multibit Sigma-delta Modulator With Individual Level Averaging , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[21]  Luca Selmi,et al.  Modeling, design and characterization of a new low jitter analog dual tuning LC-VCO PLL architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[22]  P. Gregorius,et al.  A low jitter triple-band digital LC PLL in 130nm CMOS , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[23]  Susan Luschas,et al.  High-Speed Modulators With Reduced Timing , 2002 .

[24]  J. Arias,et al.  A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.

[25]  O. Oliaei,et al.  A 5-mW sigma-delta modulator with 84-dB dynamic range for GSM/EDGE , 2002 .

[26]  Lucien Breems,et al.  Continuous-Time Sigma-Delta Modulation for IF A/D Conversion in Radio Receivers , 2001 .

[27]  Andreas Wiesbauer,et al.  Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[28]  Zhimin Li.  Design of a 14-bit continuous-time Delta-Sigma A/D modulator with 2.5MHz signal bandwidth , 2006 .

[29]  Kathleen Philips,et al.  A continuous-time ΣΔ ADC with increased immunity to interferers , 2004 .

[30]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[31]  Michel Steyaert,et al.  A high yield 12-bit 250-MS/s CMOS D/A converter , 1996, Proceedings of Custom Integrated Circuits Conference.

[32]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[33]  Jose Silva-Martinez,et al.  A 2-V/sub pp/ 80-200-MHz fourth-order continuous-time linear phase filter with automatic frequency tuning , 2002 .

[34]  Terri S. Fiez,et al.  A Low Oversampling Ratio 14b 500-kHz ADC with a Self-Calibrated Multibit DAC , 1996 .

[35]  上野 武司,et al.  A 0.9V 1.5mW Continuous-Time ΔΣ Modulator for W-CDMA , 2004 .

[36]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[37]  W. Snelgrove,et al.  Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .