Modeling the impact of 3-D-technology on the performance of the memory hierarchy of RISC systems

In this paper we investigate 3-D-technology for improving the performance of the memory hierarchy of RISC based systems from an architectural point of view. It is assumed that using 3-D-technology, not only the processor and the first-level cache can be integrated onto one IC, but processor, first-level, and second-level cache may be integrated onto one 3-D IC. In addition, the cache may be organized in three levels. Results show, that for a given total cache size the performance in terms of the average time per instruction is improved by 20-35% depending on cache organization.

[1]  C. L. Bertin,et al.  Evaluation of a three-dimensional memory cube system , 1993 .

[2]  Norman P. Jouppi,et al.  Tradeoffs in two-level on-chip caching , 1994, ISCA '94.

[3]  R. Williams,et al.  Future WSI technology: stacked monolithic WSI , 1993 .

[4]  D. Nguyen,et al.  Performance modeling of a cache system with three interconnect technologies: cyanate ester PCB, chip-on-board and Cu/PI MCM , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[5]  T. Wada,et al.  An analytical access time model for on-chip cache memories , 1992 .

[6]  Y. Hayashi,et al.  Characteristics of thin-film devices for a stack-type MCM , 1992, Proceedings 1992 IEEE Multi-Chip Module Conference MCMC-92.

[7]  T. Kunio,et al.  Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[8]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[9]  Dionisios N. Pnevmatikatos,et al.  Cache performance of the SPEC92 benchmark suite , 1993, IEEE Micro.