Vertical Nanowire TFETs With Channel Diameter Down to 10 nm and Point SMIN of 35 mV/Decade
暂无分享,去创建一个
[1] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[2] Lars-Erik Wernersson,et al. High quality InAs and GaSb thin layers grown on Si (111) , 2011 .
[3] S. Trellenkamp,et al. Inverters With Strained Si Nanowire Complementary Tunnel Field-Effect Transistors , 2013, IEEE Electron Device Letters.
[4] Mathieu Luisier,et al. Analysis of InAs-Si heterojunction nanowire tunnel FETs: Extreme confinement vs. bulk , 2015 .
[5] Erik Lind,et al. III-V Heterostructure Nanowire Tunnel FETs , 2015, IEEE Journal of the Electron Devices Society.
[6] H. Riel,et al. Lateral InAs/Si p-Type Tunnel FETs Integrated on Si—Part 1: Experimental Devices , 2016, IEEE Transactions on Electron Devices.
[7] D. Mocuta,et al. InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-threshold swing at room temperature , 2016 .
[8] S. Takagi,et al. Performance improvement of InxGa1−xAs Tunnel FETs with Quantum Well and EOT scaling , 2016, 2016 IEEE Symposium on VLSI Technology.
[9] J. D. del Alamo,et al. Sub-Thermal Subthreshold Characteristics in Top–Down InGaAs/InAs Heterojunction Vertical Nanowire Tunnel FETs , 2017, IEEE Electron Device Letters.
[10] A. Schenk,et al. Individual Defects in InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors Operating below 60 mV/decade. , 2017, Nano letters.
[11] E. Memišević,et al. InAs/InGaAsSb/GaSb Nanowire Tunnel Field-Effect Transistors , 2017, IEEE Transactions on Electron Devices.