An Efficient VLSI Architecture for Lifting Based Discrete Wavelet Transform

High-speed and reduced-area 2-D discrete wavelet transform (2-D DWT) architecture is proposed. Previous DWT architectures are mostly based on the modified lifting scheme or the flipping structure. In order to achieve a critical path with only one multiplier, at least four pipelining stages are required for one lifting step, or a large temporal buffer is needed. In this brief, modifications are made to the lifting scheme, and the intermediate results are recombined and stored to reduce the number of pipelining stages. As a result, the number of registers can be reduced to 18 without extending the critical path. In addition, the two-input/two- output parallel scanning architecture is adopted in our design. For a 2-D DWT with the size of N × N, the proposed architecture only requires three registers between the row and column filters as the transposing buffer, and a higher efficiency can be achieved.

[1]  Shipeng Li,et al.  Arbitrarily shaped video object coding by wavelet , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[2]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Basant K. Mohanty,et al.  Efficient multiplierless designs for 1-D DWT using 9/7 filters based on distributed arithmetic , 2009, Proceedings of the 2009 12th International Symposium on Integrated Circuits.

[4]  Jer-Min Jou,et al.  Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Huai Li,et al.  Optimization of wavelet decomposition for image compression and feature preservation , 2003, IEEE Transactions on Medical Imaging.

[6]  Keshab K. Parhi,et al.  High-Speed VLSI Implementation of 2-D Discrete Wavelet Transform , 2008, IEEE Transactions on Signal Processing.

[7]  Bruce F. Cockburn,et al.  Efficient architectures for 1-D and 2-D lifting-based wavelet transforms , 2004, IEEE Transactions on Signal Processing.

[8]  Liang-Gee Chen,et al.  Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method , 2002, Asia-Pacific Conference on Circuits and Systems.

[9]  Liang-Gee Chen,et al.  An efficient architecture for two-dimensional discrete wavelet transform , 2001, IEEE Trans. Circuits Syst. Video Technol..

[10]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Chengyi Xiong,et al.  A note on "Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet Transform" , 2006, IEEE Transactions on Signal Processing.

[12]  Wei Wang,et al.  Pipelined architecture for FPGA implementation of lifting-based DWT , 2011, 2011 International Conference on Electric Information and Control Engineering.

[13]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[14]  Chengyi Xiong,et al.  Efficient Architectures for Two-Dimensional Discrete Wavelet Transform Using Lifting Scheme , 2007, IEEE Transactions on Image Processing.

[15]  Wim Sweldens,et al.  Lifting scheme: a new philosophy in biorthogonal wavelet constructions , 1995, Optics + Photonics.

[16]  Yeong-Kang Lai,et al.  A high-performance and memory-efficient VLSI architecture with parallel scanning method for 2-D lifting-based discrete wavelet transform , 2009, IEEE Transactions on Consumer Electronics.

[17]  In-Cheol Park,et al.  Novel pipelined DWT architecture for dual-line scan , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[18]  Basant K. Mohanty,et al.  Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder , 2008, 2008 International Conference on Application-Specific Systems, Architectures and Processors.

[19]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2004, IEEE Transactions on Signal Processing.

[20]  Sethuraman Panchanathan,et al.  VLSI architecture for discrete wavelet transform , 1994, 1994 Proceedings of Canadian Conference on Electrical and Computer Engineering.