A Fast Test Architecture for Asynchronous Network-on-Chip Routing Networks

ANoC (Asynchronous Network-on-Chip) has been developed to solve problems of large number of cores in SoC (System-on-Chip) by giving asynchronism to every core. This new architecture requires new Testing methods different from the existing SoC Test, and it freshly needs the test of router and routing networks. This paper first offers high-speed testing architecture that tests more than one routers and networks at the same time in the 2-D mesh topology. Then, the structure of wrapper for realization of this method is explained. We show that the more number of routers is, the more effective performance is by checking the clock count for test of various ANoCs that have several sizes.

[1]  Robert W. Brodersen,et al.  Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002 , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[2]  Partha Pratim Pande,et al.  Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.

[3]  Alexandre M. Amory,et al.  Wrapper Design for the Reuse of Networks-on-Chip as Test Access Mechanism , 2006, Eleventh IEEE European Test Symposium (ETS'06).

[4]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[5]  Luigi Carro,et al.  Reusing an on-chip network for the test of core-based systems , 2004, TODE.

[6]  Julien Schmaltz.  Formal Specification and Validation of Minimal Routing Algorithms for the 2D Mesh , 2007, ACL 2007.

[7]  A. Helmy,et al.  ACL 2-based Verification of the Communications in the Hermes Network on Chip , 2006 .

[8]  Vincent Beroulle,et al.  A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[9]  Jin HoAhn,et al.  Test Scheduling of NoC-Based SoCs Using Multiple Test Clocks , 2006 .

[10]  Wang,et al.  System-on-Chip Test Architectures: Nanometer Design for Testability , 2007 .

[11]  Johnny Öberg,et al.  Lowering power consumption in clock by using globally asynchronous locally synchronous design style , 1999, DAC '99.

[12]  Fernando Moraes,et al.  Evaluation of Routing Algorithms on Mesh Based NoCs , 2004 .