Experimental study of carrier transport in multi-layered structures

Abstract Gate stress measurements are applied to Flash cell array structures. The counter intuitive V t shift is associated to the charge redistribution in the ONO layer. This redistribution of charge follows Poole–Frenkel conduction mechanisms. In multi-level Flash, the total charge in the nitride layer need to be minimized, and well-controlled, in order to achieve good data retention of the device.

[1]  Y. Okuyama,et al.  Characterization of Charge Traps in Metal-Oxide-Nitride-Oxide-Semiconductor (MONOS) Structures for Embedded Flash Memories , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[2]  Kinam Kim,et al.  Future Outlook of NAND Flash Technology for 40nm Node and Beyond , 2006, 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop.

[3]  G. Torelli,et al.  Basic feasibility constraints for multilevel CHE-programmed flash memories , 2001 .

[4]  Seiichi Aritome,et al.  Trapped hole enhanced stress induced leakage currents in NAND EEPROM tunnel oxides , 1996, Proceedings of International Reliability Physics Symposium.