Use of embedded DRAMs in video and image computing
暂无分享,去创建一个
Yongmin Kim | Coskun Mermer | Donglok Kim | Robert J. Gove | Stefan G. Berg | Coskun Mermer | Yongmin Kim | Stefan G. Berg | R. Gove | Donglok Kim
[1] Preeti Ranjan Panda,et al. Memory bank customization and assignment in behavioral synthesis , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[2] Todd C. Mowry,et al. Compiler-based prefetching for recursive data structures , 1996, ASPLOS VII.
[3] James R. Goodman,et al. Limited bandwidth to affect processor design , 1997, IEEE Micro.
[4] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[5] Trevor N. Mudge,et al. A performance comparison of contemporary DRAM architectures , 1999, ISCA.
[6] R. Schaller,et al. Moore's law: past, present and future , 1997 .
[7] Vicki H. Allan,et al. Software pipelining , 1995, CSUR.
[8] Chris Basoglu,et al. The MAP1000A VLIW Mediaprocessor , 2000, IEEE Micro.
[9] Yongmin Kim,et al. Critical review of programmable media processor architectures , 1998, Electronic Imaging.
[10] Yongmin Kim,et al. Efficient 2D FFT implementation on mediaprocessors , 2003, Parallel Comput..
[11] Steven Przybylski. The performance impact of block sizes and fetch strategies , 1990, ISCA '90.
[12] Norbert Wehn,et al. Issues in embedded DRAM development and applications , 1998, Proceedings. 11th International Symposium on System Synthesis (Cat. No.98EX210).
[13] Jean-Loup Baer,et al. Effective Hardware Based Data Prefetching for High-Performance Processors , 1995, IEEE Trans. Computers.
[14] Kunle Olukotun,et al. The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.
[15] Subramanian S. Iyer,et al. Embedded DRAM technology: opportunities and challenges , 1999 .