Design of a Novel DLL-Based Frequency Multiplier for High Speed Applications

[1]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[2]  Seong-Ook Jung,et al.  A DLL With Dual Edge Triggered Phase Detector for Fast Lock and Low Jitter Clock Generator , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Mohammad Gholami,et al.  A novel architecture for low voltage-low power DLL-based frequency multipliers , 2011, IEICE Electron. Express.

[4]  Mohammad Gholami,et al.  Analysis of DLL Jitter due to Voltage-Controlled Delay Line , 2013, Circuits Syst. Signal Process..

[5]  Yuanjin Zheng,et al.  50–250 MHz ΔΣ DLL for Clock Synchronization , 2010, IEEE Journal of Solid-State Circuits.

[6]  Shen-Iuan Liu,et al.  A 40–550 MHz Harmonic-Free All-Digital Delay-Locked Loop Using a Variable SAR Algorithm , 2007, IEEE Journal of Solid-State Circuits.

[7]  Abdulkerim L. Coban,et al.  A 2.5-3.125 Gb/s quad transceiver with second order analog DLL based CDRs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).