A High-Speed CMOS Image Sensor With Column-Parallel Two-Step Single-Slope ADCs

This paper proposes a column-parallel two-step single-slope (SS) ADC for high-speed CMOS image sensors. Error correction scheme to improve the linearity is proposed as well. A prototype sensor of 320 times 240 pixels has been fabricated with a 0.35-mum CMOS process. Measurement results demonstrate that the proposed ADC can achieve the conversion time of 4 mus , which is ten times faster than the conventional SS ADC. The proposed error correction effectively removes the dead band problem and yields DNL of +0.53/ -0.78 LSB and INL of +1.42/ -1.61 LSB. The power consumption is 36 mW from a supply voltage of 2.8 V.

[1]  Seog-Heon Ham,et al.  A new Correlated Double Sampling and Single slope ADC circuit for CMOS Image Sensors , 2004 .

[2]  M.F. Snoeij,et al.  Multiple-Ramp Column-Parallel ADC Architectures for CMOS Image Sensors , 2007, IEEE Journal of Solid-State Circuits.

[3]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[4]  S. Watanabe,et al.  A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[5]  I. Takayanagi,et al.  A 1.25-inch 60-frames/s 8.3-M-pixel digital-output CMOS image sensor , 2005, IEEE Journal of Solid-State Circuits.

[6]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.

[7]  Leif Lindgren.  A New Simultaneous Multislope ADC Architecture for Array Implementations , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Young Chan Kim,et al.  1/2-inch 7.2MPixel CMOS Image Sensor with 2.25/spl mu/m Pixels Using 4-Shared Pixel Structure for Pixel-Level Summation , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  A. Krymski,et al.  CMOS Image Sensor with integrated 4Gb/s Camera Link Transmitter , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[10]  Gunhee Han,et al.  Ramp Slope Built-in-Self-Calibration Scheme for Single-Slope Column Analog-to-Digital Converter Complementary Metal?Oxide?Semiconductor Image Sensor , 2006 .

[11]  A. Suzuki,et al.  High-Speed Digital Double Sampling with Analog CDS on Column Parallel ADC Architecture for Low-Noise Active Pixel Sensor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[12]  Eric R. Fossum,et al.  A high-speed, 240-frames/s, 4.1-Mpixel CMOS sensor , 2003 .

[13]  M. Furuta,et al.  A High-Speed, High-Sensitivity Digital CMOS Image Sensor With a Global Shutter and 12-bit Column-Parallel Cyclic A/D Converters , 2007, IEEE Journal of Solid-State Circuits.