A RESEARCH ON SEAMLESS PLATFORM CHANGE OF REACTOR PROTECTION SYSTEM FROM PLC TO FPGA

The PLC (Programmable Logic Controller) has been widely used to implement real-time controllers in nuclear RPSs (Reactor Protection Systems). Increasing complexity and maintenance cost, however, are now demanding more powerful and cost-effective implementation such as FPGA (Field-Programmable Gate Array). Abandoning all experience and knowledge accumulated over the decades and starting an all-new development approach is too risky for such safety-critical systems. This paper proposes an RPS software development process with a platform change from PLC to FPGA, while retaining all outputs from the established development. This paper transforms FBD designs of the PLC-based software development into a behaviorally-equivalent Verilog program, which is a starting point of a typical FPGA-based hardware development. We expect that the proposed software development process can bridge the gap between two software developing approaches with different platforms, such as PLC and FPGA. This paper also demonstrates its effectiveness using an example of a prototype version of a real-world RPS in Korea.

[1]  Daniel Kroening,et al.  Hardware verification using ANSI-C programs as a reference , 2003, ASP-DAC '03.

[2]  Anna Philippou,et al.  Tools and Algorithms for the Construction and Analysis of Systems , 2018, Lecture Notes in Computer Science.

[3]  Yang-Hyun Koo,et al.  INFLUENCE OF ALLOY COMPOSITION ON WORK HARDENING BEHAVIOR OF ZIRCONIUM-BASED ALLOYS , 2013 .

[4]  Peter Willett,et al.  What is a tutorial , 2013 .

[5]  Junbeom Yoo,et al.  FBDVerifier: Interactive and Visual Analysis of Counterexample in Formal Verification of Function Block Diagram , 2010, J. Res. Pract. Inf. Technol..

[6]  Amir Pnueli,et al.  Translation Validation , 1998, TACAS.

[7]  Sérgio Vale Aguiar Campos,et al.  Symbolic Model Checking , 1993, CAV.

[8]  Jang-Soo Lee,et al.  Equivalence Checking between Function Block Diagrams and C Programs Using HW-CBMC , 2011, SAFECOMP.

[9]  Stephan Merz,et al.  Model Checking , 2000 .

[10]  Martin Rinard,et al.  Credible Compilation with Pointers , 1999 .

[11]  Junbeom Yoo,et al.  Formal Modeling and Verification of Safety-Critical Software , 2009, IEEE Software.

[12]  R. Bell,et al.  IEC 61508: functional safety of electrical/electronic/ programme electronic safety-related systems: overview , 1999 .

[13]  Junbeom Yoo,et al.  Synthesis of FBD-based PLC design from NuSCR formal specification , 2005, Reliab. Eng. Syst. Saf..

[14]  Jang-Soo Lee,et al.  A formal software requirements specification method for digital nuclear plant protection systems , 2005, J. Syst. Softw..

[15]  R. Kretschmann,et al.  INTERNATIONAL ELECTROTECHNICAL COMMISSION TECHNICAL COMMITTEE No. 65B: INDUSTRIAL-PROCESS MEASUREMENT AND CONTROL WORKING GROUP 7/TASK FORCE 3: PROGRAMMING LANGUAGES FOR PROGRAMMABLE CONTROLLERS (IEC 61131-3, -8) MINUTES OF MEETING , 2007 .

[16]  Constance L. Heitmeyer,et al.  Automated consistency checking of requirements specifications , 1996, TSEM.

[17]  Junbeom Yoo,et al.  VERIFICATION OF PLC PROGRAMS WRITTEN IN FBD WITH VIS , 2009 .

[18]  Maulik A. Dave,et al.  Compiler verification: a bibliography , 2003, SOEN.

[19]  Junbeom Yoo,et al.  NuDE : Development Environment for Safety-Critical Software of Nuclear Power Plant , 2012 .

[20]  Junbeom Yoo,et al.  A safety-focused verification using software fault trees , 2012, Future Gener. Comput. Syst..

[21]  Daniel Jackson,et al.  A direct path to dependable software , 2009, CACM.

[22]  Jingke She Investigation on the Benefits of Safety Margin Improvement in CANDU Nuclear Power Plant Using an FPGA-based Shutdown System , 2012 .

[23]  Arun Kumar Misra,et al.  Hybrid reliable load balancing with MOSIX as middleware and its formal verification using process algebra , 2011, Future Gener. Comput. Syst..

[24]  Rajeev Alur,et al.  A Temporal Logic of Nested Calls and Returns , 2004, TACAS.

[25]  Tiziano Villa,et al.  VIS: A System for Verification and Synthesis , 1996, CAV.

[26]  S. Rahman Reliability Engineering and System Safety , 2011 .

[27]  BrownStephen,et al.  FPGA and CPLD Architectures , 1996 .

[28]  Junbeom Yoo,et al.  FBDtoVerilog: A Vendor-Independent Translation from FBDs into Verilog Programs , 2011, SEKE.

[29]  丸山 勉,et al.  Field Programmable Gate Array による複雑適応系の計算の高速化 , 1999 .