论文信息 - High-Performance and Low-Voltage Sense-Amplifier Techniques for sub-90 nm SRAM

High-Performance and Low-Voltage Sense-Amplifier Techniques for sub-90 nm SRAM

Large bit-line capacitance is one of the main bottlenecks to the performance of on-chip caches. New sense amplifier techniques need to explicitly address this challenge. This paper describes two sensing techniques to overcome this problem: a current sense amplifier (CSA) and a charge transfer sense amplifier (CTSA) and their implementation based on 90nm CMOS technology. The current sense amplifier senses the cell current directly and shows a speed improvement of 17-20% for 128 memory cells as compared to the conventional voltage mode sense amplifier, for same energy. The other is a charge transfer sense amplifier that takes advantage of large bit-line capacitance for its operation. CTSA shows an improvement of 18-22% for read delay for 128 memory cells and consumes 15-18% less energy than the voltage mode sense amplifier. CTSA results in reduced bit-line swing and which in turn leads to 30% lower bit-line energy than the conventional voltage mode.

[1] L. G. Heller,et al. High sensitivity charge-transfer sense amplifier , 1975 .

[2] Evert Seevinck,et al. Current-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM's , 1991 .

[3] Richard C. Jaeger,et al. A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[4] Takayasu Sakurai. High-speed circuit design with scaled-down MOSFETs and low supply voltage , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5] Masahiro Nomura,et al. A 400 MHz, 300 mW, 8 kb, CMOS SRAM macro with a current sensing scheme , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[6] Toshihiko Mori,et al. A Charge-Transfer-Amplifier and an Encoded-Bus Architecture for Low-Power SRAM's , 1997 .

[7] B. Wicht,et al. Analysis and compensation of the bitline multiplexer in SRAM current sense amplifiers , 2001 .

[8] A. Alvandpour,et al. High-performance and low-power challenges for sub-70 nm microprocessor circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).