论文信息 - Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter

Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter

We examine noise due to clock jitter in single-loop low pass continuous-time delta-sigma modulators employing NRZ feedback DACs. Using the discrete-time version of the Bode sensitivity integral, we derive a lower bound on jitter noise and its relationship to the noise transfer function of the modulator. We give intuition to a recent observation (arrived through numerical optimization) that NTFs with peaking in their pass bands have lower jitter noise than maximally flat NTFs

Karthikeyan Reddy | Shanthi Pavan | S. Pavan | K. Reddy

[1] C. Mohtadi. Bode's integral theorem for discrete-time systems , 1990 .

[2] Andreas Wiesbauer,et al. Modelling and optimization of low pass continuous-time sigma delta modulators for clock jitter noise reduction , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3] Omid Oliaei. Clock jitter noise spectra in continuous-time delta-sigma modulators , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4] H. W. Bode,et al. Network analysis and feedback amplifier design , 1945 .

[5] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .

[6] W. Snelgrove,et al. Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .

[7] H. Tao,et al. Analysis of timing jitter in bandpass sigma-delta modulators , 1999 .