Mixed-mode temperature modeling of full-chip based on individual non-isothermal device operations

We report on a novel method for predicting the temperature profile of complex integrated circuits at the resolution of a single device. The proposed new modeling method establishes the necessary link between full-chip heating and non-isothermal device operation for resolving effects of the individual devices on the overall full-chip heating. The technique accounts for the application specific activity levels and the layout replacements of individual devices. We use a lumped full-chip heating model that has thermal resistances and capacitances determined by the layout design, and heat sources that are set according to the operation statistics of devices on the chip. To embed the effects of operation statistics for a given application, we use a Monte Carlo type methodology. We analyzed a Pentium III [http://www.intel.com] chip considering a realistic layout geometry and averaged activity statistics. Our analysis shows 43 and 33 K increases above the ambient for the peak and median temperatures, respectively.

[1]  Avi Mendelson,et al.  Coming challenges in microarchitecture and architecture , 2001, Proc. IEEE.

[2]  Gerhard K. M. Wachutka,et al.  Nonisothermal device simulation using the 2D numerical process/device simulator TRENDY and application to SOI-devices , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  David J. Allstot,et al.  Electrothermal simulation of integrated circuits , 1993 .

[4]  Ronald A. Rohrer,et al.  Hierarchical 2-D field solution for capacitance extraction for VLSI interconnect modeling , 1997, DAC.

[5]  N. Goldsman,et al.  Coupled modeling of time-dependent full-chip heating and quantum non-isothermal device operation , 2003, International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003..

[6]  P.P. Gelsinger,et al.  Microprocessors for the new millennium: Challenges, opportunities, and new frontiers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[7]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[8]  Neil Goldsman,et al.  Mixed-mode simulation of non-isothermal quantum device operation and full-chip heating , 2003, International Semiconductor Device Research Symposium, 2003.

[9]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[10]  Theodore I. Kamins,et al.  Device Electronics for Integrated Circuits , 1977 .

[11]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[12]  N. Goldsman,et al.  Modeling the enhancement of nanoscale MOSFETs by embedding carbon nanotubes in the channel , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[13]  Yuan Taur,et al.  Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[14]  Kevin Skadron,et al.  Temperature-aware microarchitecture , 2003, ISCA '03.

[15]  Huang Chung-Kuang,et al.  Self-Consistent Solution of Schrödinger Equation, Boltzmann Transport Equation, Poisson and Current-continuity Equation for MOSFET , 2001 .

[16]  Patrick P. Gelsinger.  Challenges, Opportunities, and New Frontiers , 2001 .

[17]  Fred J. Pollack.  New microarchitecture challenges in the coming generations of CMOS process technologies (keynote address)(abstract only) , 1999, MICRO.