Safe integration of parameterized IP
暂无分享,去创建一个
[1] G. Ascia,et al. Parameterised system design based on genetic algorithms , 2001, Ninth International Symposium on Hardware/Software Codesign. CODES 2001 (IEEE Cat. No.01TH8571).
[2] Enrico Macii,et al. Parameterized RTL power models for soft macros , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[3] E. Macii,et al. High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.
[4] Jörg Henkel,et al. System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).
[5] R. Marculescu,et al. Information theoretic measures for power analysis : Low power design , 1996 .
[6] Jörg Henkel,et al. Evaluating power consumption of parameterized cache and bus architectures in system-on-a-chip designs , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[7] Avi Ziv,et al. Hole analysis for functional coverage data , 2002, DAC '02.
[8] Nobu Matsumoto,et al. A new verification methodology for complex pipeline behavior , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[9] Frank Vahid,et al. Parameterized system design , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).
[11] Frank Vahid,et al. Platune: a tuning framework for system-on-a-chip platforms , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] Vincenzo Catania,et al. Design space exploration methodologies for IP-based system-on-a-chip , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[13] Paolo Crippa,et al. System-Level Power Analysis Methodology Applied to the AMBA AHB Bus , 2003, DATE.
[14] Vincenzo Catania,et al. Tuning Methodologies for Parameterized Systems Design , 2003 .
[15] Radu Marculescu,et al. Information theoretic measures for power analysis [logic design] , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[16] Andreas Kuehlmann,et al. Formal verification of a PowerPC microprocessor , 1995, Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors.
[17] Radu Marculescu,et al. System-level power/performance analysis for embedded systems design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[18] Massoud Pedram,et al. High-level Power Modeling, Estimation, And Optimization , 1997, Proceedings of the 34th Design Automation Conference.
[19] Niraj K. Jha,et al. Register-transfer level estimation techniques for switching activity and power consumption , 1996, ICCAD 1996.
[20] Vincenzo Catania,et al. Parameterised system design based on genetic algorithms , 2001, CODES '01.
[21] Vincenzo Catania,et al. A framework for design space exploration of parameterized VLSI systems , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.