Evaluation of Flexible Test Power Control for Logic BIST in TEG Chips