Zero-bias true random number generator using LFSR-based scrambler

In this paper, we proposed an improved true random number generator (TRNG), which comprises a low-bias hardware random number generator (HRNG) and a scrambler based on linear-feedback shift register (LFSR). The HRNG reduces both DC offset from the noise sources and offset voltage from the comparator to generate low-bias bitstream. The LFSR-based scrambler further reduces the bias to zero without sacrificing the throughput rate. Randomness quality is verified by Monte Carlo simulations using the randomness test suite.

[1]  Masanori Hashimoto,et al.  A process and temperature tolerant oscillator-based true random number generator with dynamic 0/1 bias correction , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[2]  Shen-Iuan Liu,et al.  A 0.43pJ/bit true random number generator , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[3]  Elaine B. Barker,et al.  A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications , 2000 .

[4]  Shinobu Fujita,et al.  1200μm2 Physical Random-Number Generators Based on SiN MOSFET for Secure Smart-Card Application , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Akira Matsuzawa,et al.  A low-offset latched comparator using zero-static power dynamic offset cancellation technique , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[6]  Riccardo Rovatti,et al.  Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic Systems , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  R. Thewes,et al.  A low-power true random number generator using random telegraph noise of single oxide-traps , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  Chik How Tan,et al.  A Comparison of Post-Processing Techniques for Biased Random Number Generators , 2011, WISTP.