An efficient temperature-gradient based burn-in technique for 3D stacked ICs

Burn-in is usually carried out with high temperature and elevated voltage. Since some of the early-life failures depend not only on high temperature but also on temperature gradients, simply raising up the temperature of an IC is not sufficient to detect them. This is especially true for 3D stacked ICs, since they have usually very large temperature gradients. The efficient detection of these early-life failures requires that specific temperature gradients are enforced as a part of the burn-in process. This paper presents an efficient method to do so by applying high power stimuli to the cores of the IC under burn-in through the test access mechanism. Therefore, no external heating equipment is required. The scheduling of the heating and cooling intervals to achieve the required temperature gradients is based on thermal simulations and is guided by functions derived from a set of thermal equations. Experimental results demonstrate the efficiency of the proposed method.

[1]  Patrick Girard,et al.  Test power: a big issue in large SOC designs , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[2]  Yusuf Leblebici,et al.  Dynamic thermal management in 3D multicore architectures , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[3]  Petru Eles,et al.  Multi-temperature testing for core-based system-on-chip , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  Petru Eles,et al.  Process-Variation and Temperature Aware SoC Test Scheduling Technique , 2013, J. Electron. Test..

[5]  O. Semenov,et al.  Effect of CMOS technology scaling on thermal management during burn-in , 2003 .

[6]  Parameswaran Ramanathan,et al.  Temperature Dependent Test Scheduling for Multi-core System-on-Chip , 2011, 2011 Asian Test Symposium.

[7]  M. Stecher,et al.  A Temperature-Gradient-Induced Failure Mechanism in Metallization Under Fast Thermal Cycling , 2008, IEEE Transactions on Device and Materials Reliability.

[8]  Petru Eles,et al.  Process-variation and temperature aware soc test scheduling using particle swarm optimization , 2011, 2011 IEEE 6th International Design and Test Workshop (IDT).

[9]  Kewal K. Saluja,et al.  Linear Programming Formulations for Thermal-Aware Test Scheduling of 3D-Stacked Integrated Circuits , 2012, 2012 IEEE 21st Asian Test Symposium.

[10]  Erik Jan Marinissen.  Challenges and emerging solutions in testing TSV-based 2 1 over 2D- and 3D-stacked ICs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Jiwoo Pak,et al.  Modeling of electromigration in through-silicon-via based 3D IC , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[12]  Paresh Limaye,et al.  Verifying electrical/thermal/thermo-mechanical behavior of a 3D stack - Challenges and solutions , 2010, IEEE Custom Integrated Circuits Conference 2010.

[13]  Parameswaran Ramanathan,et al.  Thermal-Aware Test Scheduling Using On-chip Temperature Sensors , 2011, 2011 24th Internatioal Conference on VLSI Design.

[14]  Kevin Skadron,et al.  Compact thermal modeling for temperature-aware design , 2004, Proceedings. 41st Design Automation Conference, 2004..

[15]  Manoj Singh Gaur,et al.  Thermal aware test scheduling for stacked multi-chip-modules , 2010, 2010 East-West Design & Test Symposium (EWDTS).