GaAs RISC processors

A simplified version of a RISC (reduced instruction set computer) microprocessor has been implemented with E/D MESFET DCFL (direct coupled FET logic) in the Vitesse HGaAs II process. This chip was designed to drive the development of digital GaAs design automation tools. The processor architecture was modified to fit DCFL technology. The 60,500-transistor circuit executes a set of 29 basic instructions. It dissipates 11 W and operates at over 100 MHz.<<ETX>>

[1]  Kunle Olukotun,et al.  Performance Optimization of Pipelined Primary Caches , 1992, [1992] Proceedings the 19th Annual International Symposium on Computer Architecture.

[2]  Trevor Mudge,et al.  Performance optimization of pipelined primary cache , 1992, ISCA '92.

[3]  Gerry Kane,et al.  MIPS RISC Architecture , 1987 .

[4]  Michael J. Flynn,et al.  High-Speed Addition in CMOS , 1992, IEEE Trans. Computers.

[5]  Trevor Mudge,et al.  The design of a GaAs micro-supercomputer , 1991, Proceedings of the Twenty-Fourth Annual Hawaii International Conference on System Sciences.

[6]  Trevor Mudge,et al.  Multilevel optimization in the design of a high-performance GaAs microcomputer , 1991 .

[7]  Huey Ling.  High Speed Binary Adder , 1981, IBM J. Res. Dev..