Using VerilogA for modeling of Single Event current pulse: Implementation and application

In the sub-100nm bulk CMOS process technologies, the Single Event Effect (SEE) becomes one of the most critical reliability issues in the semiconductor devices and ICs that are used for the space applications. The modeling of Single Event (SE) current pulse is very important and challenging. In this paper we give the 3D TCAD simulation results of the SE current pulse (SECP) in the devices, and develop a compact model using VerilogA (VA) behavioral language. This model could be used for the validation of the Radiation-Hardened (RH) approaches in the circuit-level simulations.

[1]  B.L. Bhuva,et al.  Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.

[2]  G. C. Messenger,et al.  Collection of Charge on Junction Nodes from Ion Tracks , 1982, IEEE Transactions on Nuclear Science.

[3]  L. W. Massengill,et al.  Single Event Transients in Digital CMOS—A Review , 2013, IEEE Transactions on Nuclear Science.

[4]  L. Dilillo,et al.  Determining Realistic Parameters for the Double Exponential Law that Models Transient Current Pulses , 2014, IEEE Transactions on Nuclear Science.

[5]  William H. Robinson,et al.  Modeling of Single Event Transients With Dual Double-Exponential Current Sources: Implications for Logic Cell Characterization , 2015, IEEE Transactions on Nuclear Science.

[6]  P.H. Eaton,et al.  SEU and SET Modeling and Mitigation in Deep Submicron Technologies , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[7]  J. Holmes,et al.  A Bias-Dependent Single-Event Compact Model Implemented Into BSIM4 and a 90 nm CMOS Process Design Kit , 2009, IEEE Transactions on Nuclear Science.

[8]  Lloyd W. Massengill,et al.  SEU error rates in advanced digital CMOS , 1993, RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems (Cat. No.93TH0616-3).

[9]  G.J. Coram,et al.  How to (and how not to) write a compact model in Verilog-A , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..