论文信息 - Strained ultrahigh performance fully depleted nMOSFETs with f/sub t/ of 330 GHz and sub-30-nm gate lengths

Strained ultrahigh performance fully depleted nMOSFETs with f/sub t/ of 330 GHz and sub-30-nm gate lengths

Ultrahigh performance fully depleted nMOSFETs have been fabricated on ultra-thin silicon-on-insulator (UTSOI) with a body thickness of 18 nm and channel lengths down to 20 nm. Uniaxial tensile stress induced in the channel using stressed contact liners and stress memorization was found to significantly improve ac performance, resulting in cutoff frequencies f/sub t/ as high as 330 GHz. This is the highest f/sub T/ value reported on fully depleted UTSOI MOSFETs and is among the highest f/sub T/ values for any Si-based field-effect transistor. Stress memorization and stressed contact liners were found to have little impact on gate to source capacitance indicating that the enhancement in f/sub T/ results primarily from stress-induced enhancements in transconductance.

[1] T. Eimori,et al. Novel locally strained channel technique for high performance 55nm CMOS , 2002, Digest. International Electron Devices Meeting,.

[2] A. Oishi,et al. Scalability of strained silicon CMOSFET and high drive current enhancement in the 40 nm gate length technology , 2003, IEEE International Electron Devices Meeting 2003.

[3] M. Ieong,et al. Effect of contact liner stress in high-performance FDSOI devices with ultra-thin silicon channels and 30 nm gate lengths , 2005, 2005 IEEE International SOI Conference Proceedings.

[4] 清水昭博,et al. Local Mechanical-Stress Control(LMC): A New Technique for CMOS-Performance Enhancement , 2002 .

[5] T. Vogelsang,et al. Electron transport in strained Si layers on Si1−xGex substrates , 1993 .

[6] B. Jagannathan,et al. Record RF performance of sub-46 nm L/sub gate/ NFETs in microprocessor SOI CMOS technologies , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[7] L. Black,et al. Stress memorization in high-performance FDSOI devices with ultra-thin silicon channels and 25nm gate lengths , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..