Design of C++ class library and bit-serial compiler for variable-precision datapath synthesis on adaptive computing systems
暂无分享,去创建一个
This paper describes C++ class library and bit-serial datapath synthesis algorithm designed to support variable-precision computation on reconfigurable hardware in adaptive computing systems (ACSs). The enhanced synthesis system compiles C++ design entries into smaller datapath circuits with the shorter latencies compared to the fixed-precision bit-serial circuits.
[1] Tsuyoshi Isshiki,et al. High-Level Bit-Serial Datapath Synthesis for Multi-FPGA Systems , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.
[2] Tsuyoshi Isshiki,et al. High-Performance Bit-Serial Datapath Implementation for Large-Scale Configurable Systems , 1996 .