On the design of low-voltage, low-power CMOS analog multipliers for RF applications

Novel low-voltage, low-power techniques in the design of portable wireless communication systems are required. Two system examples of low-power analog multipliers operating from a 1.2 V supply are presented. These proposed structures achieve the required multiplication function by using current processing. The circuits were fabricated using standard double-poly CMOS processes for a 900 MHz application. Measurement results of the prototypes are comparable to other higher voltage designs.

[1]  Asad A. Abidi,et al.  A 1 GHz CMOS RF front-end IC for a direct-conversion wireless receiver , 1996, IEEE J. Solid State Circuits.

[2]  T.H. Lee,et al.  A 12 mW wide dynamic range CMOS front end for a portable GPS receiver , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Franco Maloberti,et al.  A low-voltage CMOS multiplier for RF applications (poster session) , 2000, ISLPED '00.

[4]  Franco Maloberti,et al.  A low-voltage CMOS multiplier and its application to a 900 MHz RF downconversion mixer , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[5]  Franco Maloberti,et al.  A low-voltage CMOS multiplier for RF applications , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[6]  Walter H. Ku,et al.  Doubly balanced dual-gate CMOS mixer , 1999, IEEE J. Solid State Circuits.

[7]  B. Huyart,et al.  A track&hold-mixer for direct-conversion by subsampling , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[8]  L. Wang,et al.  Low voltage mixer biasing using monolithic integrated transformer dc-coupling , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  W. H. Ku,et al.  Low voltage performance of a microwave CMOS Gilbert cell mixer , 1997, IEEE J. Solid State Circuits.

[10]  Howard C. Luong,et al.  A 2-V 900-MHz CMOS mixer for GSM receivers , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[11]  Mohammed Ismail,et al.  A 1.8 V low-power CMOS high-speed four quadrant multiplier with rail-to-rail differential input , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[12]  A. Karanicolas.  A 2.7 V 900 MHz CMOS LNA and mixer , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[13]  Bing J. Sheu,et al.  A high-speed CMOS amplifier with dynamic frequency compensation , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[14]  Jiin-Chuan Wu,et al.  A class-B output buffer for flat-panel-display column driver , 1999, IEEE J. Solid State Circuits.

[15]  Michiel Steyaert,et al.  A 1.5 GHz highly linear CMOS downconversion mixer , 1995, IEEE J. Solid State Circuits.

[16]  Chung-Yu Wu,et al.  A parallel structure for CMOS four-quadrant analog multipliers and its application to a 2-GHz RF downconversion mixer , 1998 .