A Leakage Efficient Data TLB Design for Embedded Processors

This paper presents a leakage efficient data TLB (Translation Look-aside Buffer) design for embedded processors. Due to the data locality in programs, data TLB references tend to hit only a small number of pages during short execution intervals. After dividing the overall execution time into smaller time slices, a leakage reduction mechanism is proposed to detect TLB entries which actually serve for virtual-to-physical address translations within each time slice. Thus, with the integration of the dual voltage supply technique, those TLB entries which are not used for address translations can be put into low leakage mode (with lower voltage supply) to save power. Evaluation results with eight MiBench programs show that the proposed design can reduce the leakage power of a data TLB by 37% on average, with performance degradation less than 0.01%.

[1]  Shin-Dug Kim,et al.  A selective filter-bank TLB system , 2003, ISLPED '03.

[2]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[3]  Mahmut T. Kandemir,et al.  Optimizing instruction TLB energy using software and hardware techniques , 2005, TODE.

[4]  Yen-Jen Chang,et al.  Two New Techniques Integrated for Energy-Efficient TLB Design , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Guang R. Gao,et al.  An energy efficient TLB design methodology , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[6]  Margaret Martonosi,et al.  Cache decay: exploiting generational behavior to reduce cache leakage power , 2001, ISCA 2001.

[7]  Yen-Jen Chang.  An Ultra Low-Power TLB Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[8]  David Blaauw,et al.  Circuit and microarchitectural techniques for reducing cache leakage power , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Lawrence T. Clark,et al.  Reducing translation lookaside buffer active power , 2003, ISLPED '03.

[10]  Pradip Bose,et al.  Microarchitectural techniques for power gating of execution units , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).