Segmented addressable scan architecture

This paper presents a test architecture that addresses multiple problems faced in digital IC testing. These problems are test data volume, test application time, test power consumption, and tester channel requirements. With minimal hardware overhead, the architecture provides at least an order of magnitude reduction to each of the above problems. The architecture relies on scan chain segmentation and multiple-hot decoders.

[1]  Ahmad A. Al-Yamani,et al.  Seed encoding with LFSRs and cellular automata , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2]  Nilanjan Mukherjee,et al.  Embedded deterministic test , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Zainalabedin Navabi,et al.  Reducing test power, time and data volume in SoC testing using selective trigger scan architecture , 2003, Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems.

[4]  Kwame Osei Boateng,et al.  BIST-aided scan test - a new method for test cost reduction , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[5]  Kuen-Jong Lee,et al.  A token scan architecture for low power testing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[6]  Kuen-Jong Lee,et al.  Broadcasting test patterns to multiple circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  D. Burek,et al.  Test data compression , 2003, IEEE Design & Test of Computers.

[8]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[9]  B. Koneman,et al.  LFSR-Coded Test Patterns for Scan Designs , 1993 .

[10]  Bashir M. Al-Hashimi,et al.  Scan architecture with mutually exclusive scan segment activation for shift- and capture-power reduction , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Janak H. Patel,et al.  Reducing test application time for full scan embedded cores , 1999, Digest of Papers. Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing (Cat. No.99CB36352).

[12]  Edward J. McCluskey,et al.  Logic design principles - with emphasis on testable semicustom circuits , 1986, Prentice Hall series in computer engineering.

[13]  Jia-Guang Sun,et al.  A cost-effective scan architecture for scan testing with non-scan test power and test application cost , 2003, DAC '03.

[14]  Alex Orailoglu,et al.  Circularscan: a scan architecture for test cost reduction , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[15]  Rohit Kapur,et al.  A reconfigurable shared scan-in architecture , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[16]  Ozgur Sinanoglu,et al.  A novel scan architecture for power-efficient, rapid test , 2002, ICCAD 2002.