论文信息 - Low-memory and high-performance architectures for the CCSDS 122.0-B-1 compression standard

Low-memory and high-performance architectures for the CCSDS 122.0-B-1 compression standard

Abstract Two low-memory and high-performance architectures for the CCSDS 122.0-B-1 standard are proposed. They use novel memory organizations to reduce the total memory requirements in order to be implemented in a single FPGA device. The architectures were implemented in radiation-hardened and commercial FPGA devices. Based on the experimental results for the case of Virtex5QV radiation-hardened device, the throughput is 135 MSamples/sec for image with 12 bits/pixel and horizontal resolution up 8192 pixels. Also, the proposed architectures outperform the existing one in terms of the memory requirements and area.

George Theodoridis | N. Kefalas

[1] G. Moury,et al. The new CCSDS image compression recommendation , 2005, 2005 IEEE Aerospace Conference.

[2] Chieh-Fu Chang,et al. Field-programmable gate array implementation of Consultative Committee for Space Data Systems image data compression , 2012 .

[3] Ben Juurlink,et al. High performance CCSDS image data compression using GPGPUs for space applications , 2015 .

[4] Dave Fisher,et al. A 320 Mbps flexible image data compressor for space applications , 2010, 2010 IEEE Aerospace Conference.

[5] Li Li,et al. Efficient implementation of the CCSDS 122.0-B-1 compression standard on a space-qualified field programmable gate array , 2013 .

[6] William A. Pearlman,et al. A new, fast, and efficient image codec based on set partitioning in hierarchical trees , 1996, IEEE Trans. Circuits Syst. Video Technol..

[7] George Theodoridis,et al. High-throughput FPGA implementation of the CCSDS 122.0-B-1 compression standard , 2017, 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS).