Hardware Obfuscation and Logic Locking: A Tutorial Introduction

Editor’s note: If you are designing or integrating hardware IP blocks into your designs, and you are using common global supply chains, then reading this overview article on how to protect your IP against reverse engineering, piracy, and malicious alteration attacks is a must. The authors give a comprehensive overview of current countermeasures that can be used at RTL, gate-, and layout-level to protect your design with a focus on combinational and sequential logic locking and a discussion on merits, overheads, and shortcomings of such techniques. —Jürgen Teich, FAU Erlangen

[1]  Alessandro Barenghi,et al.  On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from xilinx Virtex-II FPGAs , 2011, CCS '11.

[2]  Dick James,et al.  The State-of-the-Art in IC Reverse Engineering , 2009, CHES.

[3]  Swarup Bhunia,et al.  RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation , 2010, 2010 23rd International Conference on VLSI Design.

[4]  Saumya K. Debray,et al.  Obfuscation of executable code to improve resistance to static disassembly , 2003, CCS '03.

[5]  Swarup Bhunia,et al.  SAIL: Machine Learning Guided Structural Analysis Attack on Hardware Obfuscation , 2018, 2018 Asian Hardware Oriented Security and Trust Symposium (AsianHOST).

[6]  Mark Mohammad Tehranipoor,et al.  Securing Designs against Scan-Based Side-Channel Attacks , 2007, IEEE Transactions on Dependable and Secure Computing.

[7]  Meng Li,et al.  TimingSAT: Decamouflaging Timing-based Logic Obfuscation , 2018, 2018 IEEE International Test Conference (ITC).

[8]  Jeyavijayan Rajendran,et al.  Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.

[9]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[10]  Avesta Sasan,et al.  SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks , 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst..

[11]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004, 2004 International Conferce on Test.

[12]  Vyacheslav N. Yarmolik,et al.  Obfuscation as Intellectual Rights Protection in VHDL Language , 2007, 6th International Conference on Computer Information Systems and Industrial Management Applications (CISIM'07).

[13]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[14]  Lawrence T. Pileggi,et al.  Building trusted ICs using split fabrication , 2014, 2014 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[15]  Christian Boit,et al.  Assessment of a Chip Backside Protection , 2018, J. Hardw. Syst. Secur..

[16]  Jeyavijayan Rajendran,et al.  Logic encryption: A fault analysis perspective , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Christof Paar,et al.  On the Difficulty of FSM-based Hardware Obfuscation , 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst..

[18]  Qiaoyan Yu,et al.  Novel Dynamic State-Deflection Method for Gate-Level Design Obfuscation , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Farinaz Koushanfar,et al.  Active Hardware Metering for Intellectual Property Protection and Security , 2007, USENIX Security Symposium.

[20]  Ramesh Karri,et al.  On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  Angelos D. Keromytis,et al.  Countering code-injection attacks with instruction-set randomization , 2003, CCS '03.

[22]  Jarrod A. Roy,et al.  Ending Piracy of Integrated Circuits , 2010, Computer.

[23]  Giorgio Di Natale,et al.  A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans , 2014, 2014 IEEE 20th International On-Line Testing Symposium (IOLTS).

[24]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[25]  Christof Paar,et al.  The End of Logic Locking? A Critical View on the Security of Logic Locking , 2019, IACR Cryptol. ePrint Arch..

[26]  Georg Sigl,et al.  Detection of probing attempts in secure ICs , 2012, 2012 IEEE International Symposium on Hardware-Oriented Security and Trust.

[27]  Ozgur Sinanoglu,et al.  Stripped Functionality Logic Locking With Hamming Distance-Based Restore Unit (SFLL-hd) – Unlocked , 2019, IEEE Transactions on Information Forensics and Security.

[28]  Swarup Bhunia,et al.  Mixed-granular architectural diversity for device security in the Internet of Things , 2017, 2017 Asian Hardware Oriented Security and Trust Symposium (AsianHOST).

[29]  Christof Paar,et al.  FPGA Trojans Through Detecting and Weakening of Cryptographic Primitives , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Jeyavijayan Rajendran,et al.  Provably-Secure Logic Locking: From Theory To Practice , 2017, CCS.

[31]  David H. Ackley,et al.  Randomized instruction set emulation to disrupt binary code injection attacks , 2003, CCS '03.

[32]  Qihang Shi,et al.  Probing Attacks on Integrated Circuits: Challenges and Research Opportunities , 2017, IEEE Design & Test.

[33]  Ankur Srivastava,et al.  Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[34]  Swarup Bhunia,et al.  Hardware Protection through Obfuscation , 2017 .

[35]  Nur A. Touba,et al.  Improving logic obfuscation via logic cone analysis , 2015, 2015 16th Latin-American Test Symposium (LATS).

[36]  Swarup Bhunia,et al.  HARPOON: An Obfuscation-Based SoC Design Methodology for Hardware Protection , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[37]  Mark Mohammad Tehranipoor,et al.  Investigation of obfuscation-based anti-reverse engineering for printed circuit boards , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[38]  Christof Paar,et al.  Hybrid Obfuscation to Protect Against Disclosure Attacks on Embedded Microprocessors , 2018, IEEE Transactions on Computers.

[39]  Sylvain Guilley,et al.  Cryptographically Secure Shield for Security IPs Protection , 2017, IEEE Transactions on Computers.

[40]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[41]  Mark Mohammad Tehranipoor,et al.  Standardizing Bad Cryptographic Practice: A Teardown of the IEEE Standard for Protecting Electronic-design Intellectual Property , 2017, IACR Cryptol. ePrint Arch..

[42]  David Naccache,et al.  Random Active Shield , 2012, 2012 Workshop on Fault Diagnosis and Tolerance in Cryptography.

[43]  Mark Mohammad Tehranipoor,et al.  MUTARCH: Architectural diversity for FPGA device and IP security , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[44]  Ulf Schlichtmann,et al.  TimingCamouflage: Improving circuit security against counterfeiting by unconventional timing , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[45]  Rajat Subhra Chakraborty,et al.  Hardware Trojan Insertion by Direct Modification of FPGA Configuration Bitstream , 2013, IEEE Design & Test.

[46]  Swarup Bhunia,et al.  Hidden in Plaintext , 2020, ACM Trans. Design Autom. Electr. Syst..

[47]  Jeyavijayan Rajendran,et al.  Removal Attacks on Logic Locking and Camouflaging Techniques , 2020, IEEE Transactions on Emerging Topics in Computing.

[48]  Swarup Bhunia,et al.  Hardware IP Security and Trust , 2017 .

[49]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[50]  Navid Asadizanjani,et al.  Chip editor: Leveraging circuit edit for logic obfuscation and trusted fabrication , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[51]  Mark Mohammad Tehranipoor,et al.  Robust bitstream protection in FPGA-based systems through low-overhead obfuscation , 2016, 2016 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[52]  Ramesh Karri,et al.  A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.

[53]  Mark Mohammad Tehranipoor,et al.  Secure Split-Test for preventing IC piracy by untrusted foundry and assembly , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).

[54]  Siddharth Garg,et al.  Securing Computer Hardware Using 3D Integrated Circuit (IC) Technology and Split Manufacturing for Obfuscation , 2013, USENIX Security Symposium.

[55]  Christof Paar,et al.  Protecting against Cryptographic Trojans in FPGAs , 2015, 2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom Computing Machines.

[56]  Jean-Baptiste Note,et al.  From the bitstream to the netlist , 2008, FPGA '08.

[57]  Ankur Srivastava,et al.  Security-Aware Design Flow for 2.5D IC Technology , 2015, TrustED@CCS.