Design and Scalability of a Memory Array Utilizing Anchor-Free Nanoelectromechanical Nonvolatile Memory Device
暂无分享,去创建一个
V. Pott | T. T. Kim | Geng Li Chua | R. Vaddi | J. T. M. Lin
[1] G. Amaratunga,et al. Silicon surface tunnel transistor , 1995 .
[2] Jan M. Rabaey,et al. Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .
[3] Jan M. Rabaey,et al. Digital Integrated Circuits: A Design Perspective , 1995 .
[4] Kaustav Banerjee,et al. Modeling and design of a low-voltage SOI suspended-gate MOSFET (SG-MOSFET) with a metal-over-gate architecture , 2002, Proceedings International Symposium on Quality Electronic Design.
[5] Woo Young Choi,et al. Nanoelectromechanical Memory Cell (T Cell) for Low-Cost Embedded Nonvolatile Memory Applications , 2011, IEEE Transactions on Electron Devices.
[6] Piero Olivo,et al. Reliability and performance characterization of a mems-based non-volatile switch , 2011, 2011 International Reliability Physics Symposium.
[7] H. Wong,et al. Ultralow Voltage Crossbar Nonvolatile Memory Based on Energy-Reversible NEM Switches , 2009, IEEE Electron Device Letters.
[8] K. Gopalakrishnan,et al. I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q , 2002, Digest. International Electron Devices Meeting,.
[9] R. Howe,et al. Design Considerations for Complementary Nanoelectromechanical Logic Gates , 2007, 2007 IEEE International Electron Devices Meeting.
[10] V. Pott,et al. The Shuttle Nanoelectromechanical Nonvolatile Memory , 2012, IEEE Transactions on Electron Devices.