A Very-Low-Voltage Frequency Divider in Folded MOS Current Mode Logic With Complementary n- and p-type Flip-Flops

In this article, a static frequency divider based on folded MOS current mode logic (FMCML) is presented. The design is based on alternating FMCML flip-flops with complementary pMOS or nMOS input differential pairs since common-mode problems arise by using only one type of FMCML flip-flops. The design is carried out after detailed theoretical modeling and analysis versus the flip-flop bias current, thus allowing defining optimized design strategies for the maximum speed or the minimum power-delay product (PDP). The frequency divider architecture and design strategies are validated considering a commercial 28-nm FDSOI CMOS technology. Postlayout simulations of a divider-by-16 show a maximum frequency of about 12 GHz with 74-<inline-formula> <tex-math notation="LaTeX">$\mu \text{W}$ </tex-math></inline-formula> power consumption for the high-speed design and a maximum frequency of 10 GHz with 53-<inline-formula> <tex-math notation="LaTeX">$\mu \text{W}$ </tex-math></inline-formula> power consumption for the minimum PDP design.

[1]  W. Fang,et al.  An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividers , 1990 .

[2]  Andrea Mazzanti,et al.  Analysis and Design of mm-Wave Frequency Dividers Based on Dynamic Latches With Load Modulation , 2013, IEEE Journal of Solid-State Circuits.

[3]  Jan M. Rabaey,et al.  MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[4]  Ahmed Elkholy,et al.  A 4-to-10.5 Gb/s Continuous-Rate Digital Clock and Data Recovery With Automatic Frequency Acquisition , 2016, IEEE Journal of Solid-State Circuits.

[5]  Luca Selmi,et al.  A Design Methodology for MOS Current-Mode Logic Frequency Dividers , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  G. Bidal,et al.  First demonstration of a full 28nm high-k/metal gate circuit transfer from Bulk to UTBB FDSOI technology through hybrid integration , 2013, 2013 Symposium on VLSI Circuits.

[7]  Sheng-Lyang Jang,et al.  High Even-Modulus Injection-Locked Frequency Dividers , 2019, IEEE Transactions on Microwave Theory and Techniques.

[8]  Huei Wang,et al.  A 35.7–64.2 GHz low power Miller Divider with Weak Inversion Mixer in 65 nm CMOS , 2016, IEEE Microwave and Wireless Components Letters.

[9]  Kai Kang,et al.  Analysis and Design of Ultra-Wideband mm-Wave Injection-Locked Frequency Dividers Using Transformer-Based High-Order Resonators , 2018, IEEE Journal of Solid-State Circuits.

[10]  Alessandro Trifiletti,et al.  Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  John D. Cressler,et al.  A Comparison of the Degradation in RF Performance Due to Device Interconnects in Advanced SiGe HBT and CMOS Technologies , 2015, IEEE Transactions on Electron Devices.

[12]  Alessandro Trifiletti,et al.  A Novel Very Low Voltage Topology to implement MCML XOR Gates , 2018, 2018 14th Conference on Ph.D. Research in Microelectronics and Electronics (PRIME).

[13]  Ishiuchi,et al.  Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas , 2004 .

[14]  Massimo Alioto,et al.  Design of High-Speed Power-Efficient MOS Current-Mode Logic Frequency Dividers , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Massimo Alioto,et al.  Model and Design of Bipolar and MOS Current-Mode Logic: CML, ECL and SCL Digital Circuits , 1991 .

[17]  Thomas Toifl,et al.  A 24–72-GS/s 8-b Time-Interleaved SAR ADC With 2.0–3.3-pJ/Conversion and >30 dB SNDR at Nyquist in 14-nm CMOS FinFET , 2018, IEEE Journal of Solid-State Circuits.

[18]  Gaetano Palumbo,et al.  Feature - Power-aware design techniques for nanometer MOS current-mode logic gates: a design framework , 2006, IEEE Circuits and Systems Magazine.

[19]  Behzad Razavi,et al.  The Role of PLLs in Future Wireline Transmitters , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Kenichi Okada,et al.  A 0.5-V, 0.05-to-3.2 GHz, 4.1-to-6.4 GHz LC-VCO using E-TSPC frequency divider with forward body bias for sub-picosecond-jitter clock generation , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[21]  Jeyanandh Paramesh,et al.  Design and Self-Calibration Techniques for Inductor-Less Millimeter-Wave Frequency Dividers , 2017, IEEE Journal of Solid-State Circuits.

[22]  Francesco Centurelli,et al.  A Power Efficient Frequency Divider With 55 GHz Self-Oscillating Frequency in SiGe BiCMOS , 2020 .

[23]  Alessandro Trifiletti,et al.  A Novel 0.5 V MCML D-Flip-Flop Topology Exploiting Forward Body Bias Threshold Lowering , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Zhiping Wen,et al.  A 0.78mW Inductor-less 21GHZ CML frequency divider in 65nm CMOS , 2019, 2019 IEEE 3rd Information Technology, Networking, Electronic and Automation Control Conference (ITNEC).

[25]  Giuseppe Scotti,et al.  A Multi-Folded MCML for Ultra-Low-Voltage High-Performance in Deeply Scaled CMOS , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[26]  Maneesha Gupta,et al.  Analysis and design of MOS current mode logic exclusive-OR gate using triple-tail cells , 2013, Microelectron. J..

[28]  Jri Lee,et al.  Design of 56 Gb/s NRZ and PAM4 SerDes Transceivers in CMOS Technologies , 2015, IEEE Journal of Solid-State Circuits.

[29]  Jeyanandh Paramesh,et al.  A 450 fs 65-nm CMOS Millimeter-Wave Time-to-Digital Converter Using Statistical Element Selection for All-Digital PLLs , 2018, IEEE Journal of Solid-State Circuits.

[30]  Eby G. Friedman,et al.  Back to the Future: Current-Mode Processor in the Era of Deeply Scaled CMOS , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  G. Palumbo,et al.  Delay models and design guidelines for MCML gates with resistor or PMOS load , 2020, Microelectron. J..

[32]  S. Suresh Kumar,et al.  Design and development of high performance MOS current mode logic (MCML) processor for fast and power efficient computing , 2018, Cluster Computing.