A new signaling technique for a low power on-chip SerDes transceivers
暂无分享,去创建一个
[1] Michael P. Flynn,et al. A 9-Gbit/s Serial Transceiver for On-Chip Global Signaling Over Lossy Transmission Lines , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] P. Murfet,et al. A 6.4Gb/s CMOS SerDes core with feedforward and decision-feedback equalization , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..
[3] Thomas Krause,et al. A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] Barry K. Gilbert,et al. A 20Gb/s SerDes transmitter with adjustable source impedance and 4-tap feed-forward equalization in 65nm bulk CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[5] Michael A. Sorna,et al. A 6.4-Gb/s CMOS SerDes core with feed-forward and decision-feedback equalization , 2005, IEEE Journal of Solid-State Circuits.
[6] Michael P. Flynn,et al. A 9Gbit/s serial transceiver for on-chip global signaling over lossy transmission lines , 2008, 2008 IEEE Custom Integrated Circuits Conference.
[7] Yehea I. Ismail,et al. A novel variation insensitive clock distribution methodology , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.