TLP Characterization of large gate width devices

Abstract The maximum transient voltage of a MOSFET device is one of the key parameters for power applications. Therefore, transmission line pulse (TLP) characterization is used to assess this. TLP measurements on large gate width devices are difficult to perform due to gate oscillations. In this paper, a method to avoid oscillation when measuring large gate width devices is presented. Device simulations are presented showing gate side oscillation triggered by the rising edge of the 100 ns TLP pulse. Adding a resistor in series with the gate largely damps the oscillation. Comparison between system level simulation and captured TLP waveforms is done and the correlation is discussed.

[1]  P. Moens,et al.  Ruggedness of Integrated VDMOS Transistors Under TLP Stress , 2006, IEEE Transactions on Device and Materials Reliability.

[2]  B. Riccò,et al.  Hot-carrier reliability in submicrometer LDMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[3]  A. W. Ludikhuize,et al.  Analysis of hot-carrier-induced degradation and snapback in submicron 50 V lateral MOS transistors , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.

[4]  Jon Barth,et al.  TLP calibration, correlation, standards, and new techniques , 2001 .