TLP Characterization of large gate width devices
暂无分享,去创建一个
Peter Moens | F. De Pestel | H. Casier | P. Coppens | G. Jenicot | F. Depuydt | N. Martens
[1] P. Moens,et al. Ruggedness of Integrated VDMOS Transistors Under TLP Stress , 2006, IEEE Transactions on Device and Materials Reliability.
[2] B. Riccò,et al. Hot-carrier reliability in submicrometer LDMOS transistors , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[3] A. W. Ludikhuize,et al. Analysis of hot-carrier-induced degradation and snapback in submicron 50 V lateral MOS transistors , 1997, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's.
[4] Jon Barth,et al. TLP calibration, correlation, standards, and new techniques , 2001 .