Examination of solder bump reflow process and copper metallisation process induced stress distribution in silicon substrates using synchrotron x-ray topography, micro-raman spectroscopy and finite element modelling