Norton equivalent model of microprocessor core noise from measurements
暂无分享，去创建一个
A methodology for modeling microprocessor core noise using a Norton equivalent model from measurements is presented. A core noise model of a packaged 266 MHz PowerPC 604e/sup TM/ microprocessor for the initial transient is derived and verified.
[1] Linda P. B. Katehi,et al. Application of system-level EM modeling to high-speed digital IC packages and PCBs , 1997 .
[2] Liwen Huang,et al. Effects of on-package decoupling on microprocessor power delivery design , 1996 .
[3] Howard H. Smith,et al. Delta-I modeling approximation for single chip modules , 1996 .
[4] Jiayuan Fang,et al. A new approach to signal integrity analysis of high-speed packaging , 1995, Proceedings of Electrical Performance of Electronic Packaging.