High throughput four-parallel RS decoder architecture for 60GHz mmWAVE WPAN systems

This paper presents a high-throughput lowcomplexity four-parallel Reed-Solomon (RS) decoder for mmWAVE WPAN systems. Four-parallel processing is used to achieve 6-Gbps data throughput and low hardware complexity. The proposed four-parallel RS decoder has been implemented 90nm CMOS technology optimized for a 1.2V supply voltage. The implementation result shows that the proposed RS decoder can operates at a clock frequency of 400MHz and has a data throughput 12.8-Gbps. The proposed four-parallel RS decoder architecture has high data processing rate and low hardware complexity, and also can be adapted in the FEC devices for mmWave WPAN systems with a data rate of 6-Gbps and beyond

[1]  Seungbeom Lee,et al.  Two-parallel Reed-Solomon based FEC architecture for optical communications , 2008, IEICE Electron. Express.

[2]  Jongyoon Shin,et al.  A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon Decoders , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[3]  Hanho Lee.  High-speed VLSI architecture for parallel Reed-Solomon decoder , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Leilei Song,et al.  10- and 40-Gb/s forward error correction devices for optical communications , 2002 .