A Multi-Standard Viterbi Decoder for Mobile Applications Using a Reconfigurable Architecture

Viterbi decoder is used for decoding of convolutional codes in wireless communication protocols. In this paper, implementation of a Viterbi decoder on a dynamically reconfigurable architecture is presented. Performance of this implementation for applications like W-CDMA, WLAN and WiMAX is studied.

[1]  Fadi J. Kurdahi,et al.  Design and Implementation of the MorphoSys Reconfigurable Computing Processor , 2000, J. VLSI Signal Process..

[2]  Shu Lin,et al.  Error Control Coding , 2004 .

[3]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[4]  J.R. Cavallaro,et al.  A reconfigurable Viterbi decoder architecture , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[5]  Jr. G. Forney,et al.  The viterbi algorithm , 1973 .

[6]  B.V.K.V. Kumar,et al.  A high-throughput, field programmable gate array implementation of soft output Viterbi algorithm for magnetic recording , 2004, IEEE Transactions on Magnetics.

[7]  M. Omair Ahmad,et al.  FPGA design and implementation of a low-power systolic array-based adaptive Viterbi decoder , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Jan M. Rabaey,et al.  A 210 Mb/s radix-4 bit-level pipelined Viterbi decoder , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[9]  Van Nostrand,et al.  Error Bounds for Convolutional Codes and an Asymptotically Optimum Decoding Algorithm , 1967 .

[10]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[11]  Gerhard Fettweis,et al.  Feedforward architectures for parallel viterbi decoding , 1991, J. VLSI Signal Process..

[12]  J. Bibb Cain,et al.  Error-Correction Coding for Digital Communications , 1981 .

[13]  A. N. Willson,et al.  Low-power Viterbi decoder for CDMA mobile terminals , 1998 .

[14]  H. Suzuki,et al.  A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder , 2000, IEEE Journal of Solid-State Circuits.

[15]  Gerhard Fettweis,et al.  High-Rate Viterbi Processor: A Systolic Array Solution , 1990, IEEE J. Sel. Areas Commun..

[16]  M. Nakagawa,et al.  Reconfigurable systolic Viterbi decoder , 1999, Gateway to 21st Century Communications Village. VTC 1999-Fall. IEEE VTS 50th Vehicular Technology Conference (Cat. No.99CH36324).