Characterization and synthesis of a 32-bit asynchronous microprocessor in synchronous reconfigurable devices

2015 Abstract This paper presents the design, implementation, and experimental results of 32-bit asynchronous microprocessor developed in a synchronousreconfigurable device (FPGA), taking advantage of a hard macro. It has support for floating point operations, such as addition, subtraction,and multiplication, and is based on the IEEE 754-2008 standard with 32-bit simple precision. This work describes the different blocks of themicroprocessors as delay modules, needed to implement a Self-Timed (ST) protocol in a synchronous system, and the operational analysis of theasynchronous central unit, according to the developed occupations and speeds. The ST control is based on a micropipeline used as a centralizedgenerator of activation signals that permit the performance of the operations in the microprocessor without the need of a global clock. This workcompares the asynchronous microprocessor with a synchronous version. The parameters evaluated are power consumption, area, and speed. Bothcircuits were designed and implemented in an FPGA Virtex 5. The performance obtained was 4 MIPS for the asynchronous microprocessor against1.6 MIPS for the synchronous.All Rights Reserved © 2015 Universidad Nacional Autonoma de Mexico, Centro de Ciencias Aplicadas y Desarrollo Tecnologico. This is anopen access item distributed under the Creative Commons CC License BY-NC-ND 4.0.

[1]  Erik Brunvand,et al.  Fred: an architecture for a self-timed decoupled computer , 1996, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[2]  Jianwei Liu,et al.  AMULET2e: an asynchronous embedded controller , 1999 .

[3]  Rajit Manohar,et al.  BitSNAP: dynamic significance compression for a low-energy sensor network asynchronous processor , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.

[4]  Waleed K. Al-Assadi,et al.  Integrating Asynchronous Digital Design Into the Computer Engineering Curriculum , 2010, IEEE Transactions on Education.

[5]  Juan José Raygoza-Panduro,et al.  Design and Implementation of the AMCC Self-Timed Microprocessor in FPGAs , 2007, J. Univers. Comput. Sci..

[6]  Leonardo Maria Reyneri,et al.  Implementation of Self-Timed Circuits onto FPGAs Using Commercial Tools , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[7]  Takashi Nanya,et al.  TITAC-2: an asynchronous 32-bit microprocessor , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[8]  David Geer.  Is it time for clockless chips? [Asynchronous processor chips] , 2005, Computer.

[9]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[10]  Jim D. Garside,et al.  AMULET2e: an asynchronous embedded controller , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[11]  H. Zafar,et al.  Performance versus Power Analysis for Bioinformatics Sequence Alignment , 2012 .

[12]  S. L. Chu,et al.  A New Design Methodology for Composing Complex Digital Systems , 2013 .

[13]  Ad M. G. Peeters,et al.  An asynchronous low-power 80C51 microcontroller , 1998, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[14]  Jim D. Garside,et al.  A micropipelined ARM , 1993, VLSI.

[15]  Luciano Lavagno,et al.  Guest Editors' Introduction: Asynchronous Design Is Here to Stay (and Is More Mainstream Than You Thought) , 2011, IEEE Des. Test Comput..

[16]  Venkatesh Akella,et al.  Asynchronous Processor Survey , 1997, Computer.

[17]  Yuan-Teng Chang,et al.  A self-timed dual-rail processor core implementation for microcontrollers , 2011, 2011 International Conference on Electronic Devices, Systems and Applications (ICEDSA).

[18]  David A. Patterson,et al.  Computer architecture (2nd ed.): a quantitative approach , 1996 .

[19]  Makoto Iwata,et al.  DDMPs: self-timed super-pipelined data-driven multimedia processors , 1999 .

[20]  Jim D. Garside,et al.  AMULET3: a 100 MIPS asynchronous embedded processor , 2000, Proceedings 2000 International Conference on Computer Design.

[21]  Steven M. Burns,et al.  The design of an asynchronous microprocessor , 1989, CARN.

[22]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[23]  Erik Brunvand.  The NSR processor , 1993, [1993] Proceedings of the Twenty-sixth Hawaii International Conference on System Sciences.

[24]  Peter A. Beerel.  Asynchronous circuits: an increasingly practical design solution , 2002, Proceedings International Symposium on Quality Electronic Design.

[25]  Jim D. Garside,et al.  AMULET1: a micropipelined ARM , 1994, Proceedings of COMPCON '94.

[26]  S. Chu,et al.  A New Design Methodology for Composing Complex Digital Systems , 2013 .

[27]  Jung-Lin Yang,et al.  High-Level Synthesis for Self-Timed Systems , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.