A Survey on Reconfigurable Computing Systems : Taxonomy and Metrics

Reconfigurable Computing has an emerging interest in the semiconductor community, as there is an expectation of high computing performance at moderate power consumption. Reconfigurable computing has the advantage of allowing time multiplex similar as in processors and additionally having the spatial flexibility of the FPGAs. In this literature-survey, taxonomy and characteristic metrics of a reconfigurable computing are defined and discussed. Also, they are applied in a literature survey of current reconfigurable systems.

[1]  Reiner W. Hartenstein.  Coarse grain reconfigurable architectures , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[2]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[3]  Michel Robert,et al.  Metrics for reconfigurable architectures characterization: remanence and scalability , 2003, Proceedings International Parallel and Distributed Processing Symposium.

[4]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[5]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[6]  A. Lodi,et al.  A VLIW processor with reconfigurable instruction set for embedded applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  R.W. Brodersen,et al.  Architectural evaluation of flexible digital signal processing for wireless receivers , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[8]  Scott Hauck,et al.  The Chimaera reconfigurable functional unit , 1997, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Scott Hauck,et al.  Reconfigurable computing: a survey of systems and software , 2002, CSUR.

[10]  Rudy Lauwereins,et al.  ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix , 2003, FPL.

[11]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[12]  A. DeHon,et al.  Reconfigurable computing: what, why, and implications for design automation , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[13]  R. Hartenstein,et al.  KressArray Xplorer: a new CAD environment to optimize reconfigurable datapath array architectures , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[14]  T. Gemmeke,et al.  Design optimization of low-power high-performance DSP building blocks , 2004, IEEE Journal of Solid-State Circuits.

[15]  Keiji Tachikawa.  A perspective on the evolution of mobile communications , 2003, IEEE Commun. Mag..

[16]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[17]  Viktor K. Prasanna,et al.  Reconfigurable computing systems , 2002 .

[18]  Gajski,et al.  Guest Editors' Introduction: New VLSI Tools , 1983, Computer.

[19]  Holger Blume,et al.  Performance analysis of general purpose and digital signal processor kernels for heterogeneous systems-on-chip , 2003 .

[20]  Carl Ebeling,et al.  Configurable computing: the catalyst for high-performance architectures , 1997, Proceedings IEEE International Conference on Application-Specific Systems, Architectures and Processors.

[21]  Jan M. Rabaey,et al.  A reconfigurable multiprocessor IC for rapid prototyping of algorithmic-specific high-speed DSP data paths , 1992 .

[22]  Tamal Mukherjee,et al.  System-Level Synthesis , 2003 .

[23]  Stephen Dean Brown.  FPGA Architectural Research: A Survey , 1996, IEEE Des. Test Comput..

[24]  Robert W. Brodersen,et al.  Algorithm/architecture co-design for wireless communications systems , 2001 .

[25]  Christian Siemers,et al.  Reconfigurable Computing between Classifications and Metrics - The Approach of Space/Time-Scheduling , 2000, FPL.

[26]  André DeHon,et al.  MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resources , 1996, 1996 Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.