Scalable modeling of layout parameters in CMOS integrated stacked millimeter wave transformer
暂无分享,去创建一个
Wenjuan Zhang | Fujiang Lin | Liguo Sun | Guiqiang Zhu | F. Lin | Liguo Sun | Guiqiang Zhu | Wenjuan Zhang
[1] S.C. Rustagi,et al. Wideband lumped element model for on-chip interconnects on lossy silicon substrate , 2006, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2006.
[2] S.S. Wong,et al. Analysis and synthesis of on-chip spiral inductors , 2005, IEEE Transactions on Electron Devices.
[3] W. R. Eisenstadt,et al. High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .
[4] A. Siligaris,et al. CPW and discontinuities modeling for circuit design up to 110 GHz in SOI CMOS technology , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
[5] C. Andrei,et al. Analysis, Design, Modeling, and Characterization of Low-Loss Scalable On-Chip Transformers , 2013, IEEE Transactions on Microwave Theory and Techniques.
[6] Chuan Wang,et al. A Physics-Based Equivalent-Circuit Model for On-Chip Symmetric Transformers With Accurate Substrate Modeling , 2009, IEEE Transactions on Microwave Theory and Techniques.
[7] Franco Stellari,et al. New formulas of interconnect capacitances based on results of conformal mapping method , 2000 .
[8] D. Belot,et al. An Analytical Broadband Model for Millimeter-Wave Transformers in Silicon Technologies , 2012, IEEE Transactions on Electron Devices.
[9] E. Kerherve,et al. Modeling and Characterization of On-Chip Transformers for Silicon RFIC , 2007, IEEE Transactions on Microwave Theory and Techniques.
[10] Kai Kang,et al. A New Six-Port Transformer Modeling Methodology Applied to 10-dBm 60-GHz CMOS ASK Modulator Designs , 2010, IEEE Transactions on Microwave Theory and Techniques.