High-density chain ferroelectric random access memory (chain FRAM)

A new chain ferroelectric random access memory-a chain FRAM-has been proposed. A memory cell consists of parallel connection of one transistor and one ferroelectric capacitor, and one memory cell block consists of plural memory cells connected in series and a block selecting transistor. This configuration realizes the smallest 4 F/sup 2/ size memory cell using the planar transistor so far reported, and random access. The chip size of the proposed chain FRAM can be reduced to 63% of that of the conventional FRAM when 16 cells are connected in series. The fast nondriven half-V/sub dd/ cell-plate scheme, as well as the driven cell-plate scheme, are applicable to the chain FRAM without polarization switching during the standby cycle thanks to short-circuiting ferroelectric capacitors. It results in fast access time of 45 ns and cycle time of 70 ns without refresh operation.

[1]  R. Womack,et al.  A 16 kb ferroelectric nonvolatile memory with a bit parallel architecture , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  T. Sumi.  A 256kb nonvolatile ferroelectric memory at 3V and 100ns , 1994 .

[3]  C. Paz de Araujo,et al.  A 256 kb nonvolatile ferroelectric memory at 3 V and 100 ns , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  Yukihito Oowaki,et al.  An experimental DRAM with a NAND-structured cell , 1993 .

[5]  Hidemi Takasu,et al.  A single-transistor ferroelectric memory cell , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[6]  M. Fukuma,et al.  A 60 ns 1 Mb nonvolatile ferroelectric memory with non-driven cell plate line write/read scheme , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7]  K. Ishihara,et al.  A half-micron ferroelectric memory cell technology with stacked capacitor structure , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[8]  Toshiyuki Honda,et al.  2-V/100-ns 1T/1C nonvolatile ferroelectric memory architecture with bitline-driven read scheme and nonrelaxation reference cell , 1997 .

[9]  Takumi Mikawa,et al.  Ferroelectric nonvolatile memory technology and its applications , 1996 .

[10]  Sanjay K. Banerjee,et al.  A 4Mb DRAM with cross point trench transistor cell , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  T. Kure,et al.  A 7.03-/spl mu/m/sup 2/ Vcc/2-plate nonvolatile DRAM cell with a Pt/PZT/Pt/TiN capacitor patterned by one-mask dry etching , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[12]  S. Shiratake,et al.  A Staggered Nand Dram Array Architecture For A Gbit Scale Integration , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[13]  Kunishima,et al.  High-density chain ferroelectric random-access memory (CFRAM) , 1997, Symposium 1997 on VLSI Circuits.