System-level modeling of microprocessor reliability degradation due to BTI and HCI

Negative bias temperature instability (NBTI), positive bias temperature instability (PBTI) and hot carrier injection (HCI) are leading reliability concerns for modern microprocessors. In this paper, a framework is proposed to analyze the impact of NBTI, PBTI and HCI on state-of-art microprocessors and to accurately estimate microprocessor lifetimes due to each wearout mechanism. Our methodology finds the detailed electrical stress and temperature of each device within a microprocessor system running a variety of standard benchmarks. Combining the electrical stress profiles, thermal profiles, and device-level models, we do timing analysis on the critical paths of a microprocessor using our methodology to characterize microprocessor performance degradation due to BTI and HCI. In addition, we study DC noise margins in conventional 6T SRAM cells as a function of BTI and HCI degradation to provide insights on reliability of memories embedded within microprocessors under realistic use conditions.

[1]  Bo Li,et al.  A unified FinFET reliability model including high K gate stack dynamic threshold voltage, hot carrier injection, and negative bias temperature instability , 2009, 2009 10th International Symposium on Quality Electronic Design.

[2]  B. Kaczer,et al.  Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping , 2011, IEEE Transactions on Electron Devices.

[3]  Sam Chou,et al.  Investigation of DC Hot-Carrier Degradation at Elevated Temperatures for p-Channel Metal–Oxide–Semiconductor Field-Effect Transistors of 0.13 µm Technology , 2006 .

[4]  S. Demuynck,et al.  AC NBTI studied in the 1 Hz -- 2 GHz range on dedicated on-chip CMOS circuits , 2006, 2006 International Electron Devices Meeting.

[5]  Shuang-Yuan Chen,et al.  Transistor variability after CHC and NBTI stress in 90 nm pMOSFET technology , 2009 .

[6]  Chang-Chih Chen,et al.  A comparative study of wearout mechanisms in state-of-art microprocessors , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[7]  C. Cabral,et al.  A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2/HfO2 Stacks with FUSI, TiN, Re Gates , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[8]  V. Huard,et al.  NBTI degradation: From transistor to SRAM arrays , 2008, 2008 IEEE International Reliability Physics Symposium.

[9]  R. Wong,et al.  Impact of NBTI Induced Statistical Variation to SRAM Cell Stability , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[10]  Sachin S. Sapatnekar,et al.  GNOMO: Greater-than-NOMinal Vdd operation for BTI mitigation , 2012, 17th Asia and South Pacific Design Automation Conference.

[11]  Yu Cao,et al.  The Impact of NBTI Effect on Combinational Circuit: Modeling, Simulation, and Analysis , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Yu Cao,et al.  Failure Analysis of Asymmetric Aging Under NBTI , 2013, IEEE Transactions on Device and Materials Reliability.

[13]  Mehdi Baradaran Tahoori,et al.  Statistical analysis of BTI in the presence of process-induced voltage and temperature variations , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[14]  Yu Cao,et al.  Aging statistics based on trapping/detrapping: Silicon evidence, modeling and long-term prediction , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[15]  Robert Kwasnick,et al.  Determination of CPU use conditions , 2011, 2011 International Reliability Physics Symposium.

[16]  Sachin S. Sapatnekar,et al.  Impact of NBTI on SRAM read stability and design for reliability , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[17]  Chang-Chih Chen,et al.  System-level modeling and microprocessor reliability analysis for backend wearout mechanisms , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[18]  Yu Cao,et al.  Circuit aging prediction for low-power operation , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[19]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[20]  Jianxin Fang,et al.  The Impact of BTI Variations on Timing in Digital Logic Circuits , 2013, IEEE Transactions on Device and Materials Reliability.

[21]  Mehdi Baradaran Tahoori,et al.  Aging-aware timing analysis considering combined effects of NBTI and PBTI , 2013, International Symposium on Quality Electronic Design (ISQED).