High performance 600 V smart power technology based on thin layer silicon-on-insulator

A high-performance 600 V smart power technology has been developed in which novel lateral double-diffused MOS transistors (LDMOS) are merged with a BiCMOS process flow for the construction of power integrated circuits on bonded silicon-on-insulator (BSOI) substrates. All active and passive device structures have been optimized for fabrication on BSOI layers which are less than 1.5 /spl mu/m-thick, with buried oxide layers in the range of 2.0 to 3.0 /spl mu/m-thick. Complete dielectric isolation processing is straightforward due to the use of a thin SOI active device layer. A dual field plate design of the high-voltage devices results in at least a factor-of-two reduction in specific on-resistance over conventional LDMOS structures for a given breakdown voltage.

[1]  James D. Plummer,et al.  High voltage LDMOS transistors in sub-micron SOI films , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[2]  D. Takacs,et al.  A dielectric isolated high-voltage IC-technology for off-line applications , 1995, Proceedings of International Symposium on Power Semiconductor Devices and IC's: ISPSD '95.

[3]  E. Arnold,et al.  High-temperature performance of SOI and bulk-silicon RESURF LDMOS transistors , 1996, 8th International Symposium on Power Semiconductor Devices and ICs. ISPSD '96. Proceedings.

[4]  Theodore Letavic,et al.  Dependence of breakdown voltage on drift length and buried oxide thickness in SOI RESURF LDMOS transistors , 1993, [1993] Proceedings of the 5th International Symposium on Power Semiconductor Devices and ICs.

[5]  Satyendranath Mukherjee,et al.  Comparison of junction-isolated and soi high-voltage devices operating in the source-follower mode , 1992, Proceedings of the 4th International Symposium on Power Semiconductor Devices and Ics.

[6]  S. Mukherjee,et al.  Realization of high breakdown voltage (>700 V) in thin SOI devices , 1991, [1991] Proceedings of the 3rd International Symposium on Power Semiconductor Devices and ICs.

[7]  S.S. Wong,et al.  Spatial temperature profiles due to nonuniform self-heating in LDMOS's in thin SOI , 1997, IEEE Electron Device Letters.

[8]  Emil Arnold,et al.  Silicon-on-insulator devices for high voltage and power IC applications , 1994 .